This technical data sheet describes the VERA-P1 series transceiver module that enables
development of electronics for Vehicle-to-Everything (V2X) communication systems. The VERA-P1
series includes an integrated MAC/LLC/Baseband processor and the required RF front-end
components. It is connected to a host processor through a USB or SPI interface.
www.u-blox.com
UBX-17004377 R06_draft
VERA-P1 series
Host-based V2X transceiver module
Data Sheet
VERA-P1 series - Data Sheet
Title
VERA-P1 series
Subtitle
Host-based V2X transceiver module
Document type
Data Sheet
Document number
UBX-17004377
Revision and date
R06_draft
22-Jun-2018
Disclosure Restriction
Confidential
Product status
Corresponding content status
Functional Sample
Draft
For functional testing. Revised and supplementary data will be published later.
In Development /
Prototype
Objective Specification
Target values. Revised and supplementary data will be published later.
Engineering Sample
Advance Information
Data based on early testing. Revised and supplementary data will be published later.
Initial Production
Early Production Information
Data from product verification. Revised and supplementary data may be published later.
Mass Production /
End of Life
Production Information
Document contains the final product specification.
UBX-17004377 - R06_draft Page 2 of 30
Confidential
VERA-P1 series - Data Sheet
Contents
Document Information ................................................................................................................................ 2
1.2 Product features ......................................................................................................................................... 5
1.5 Supported features .................................................................................................................................... 6
2.1 USB interface ............................................................................................................................................... 7
4.3 Digital pad ratings .....................................................................................................................................15
4.4 Peak current consumption ......................................................................................................................15
4.5 Radio specifications .................................................................................................................................16
8.2 Explanation of codes ................................................................................................................................26
UBX-17004377 - R06_draft Page 3 of 30
Confidential
VERA-P1 series - Data Sheet
A Glossary ................................................................................................................................................. 28
Related documents ....................................................................................................................................29
Revision history ...........................................................................................................................................29
UBX-17004377 - R06_draft Page 4 of 30
Confidential
1 Functional description
1.1 Overview
The VERA-P1 series are compact, embedded transceiver modules that enables development of
electronics for Vehicle-to-Everything (V2X) communication systems. These automotive grade
modules are designed for applications such as traffic safety, intelligent traffic management and
entertainment. The modules can be used for both in-vehicle units (OBU - On Board Unit) and
infrastructure (RSU - Road Side Unit). They provide superior performance compared to V2X systems
based on consumer-grade Wi-Fi chipsets, especially at high vehicle speeds and in non-line-of-sight
(NLOS) conditions.
The VERA-P1 series includes an integrated MAC/LLC/Baseband processor and the required RF
front-end components. The module is connected to a host processor through USB or SPI interface.
Both interfaces can be used for data communication and firmware download.
1.2 Product features
Table 1: VERA-P1 series main features summary
1.3 Block diagram
Model
Description
VERA-P173
Single channel, antenna diversity, two antennas
VERA-P174
Dual channel or single channel with antenna diversity, two antennas
1
2
1
2
VERA-P1 series - Data Sheet
Figure 1: Block diagram of VERA-P173 and VERA-P174
1.4 Product description
Table 2: Product description
1.5 Supported features
Compliance with WAVE and ETSI ITS G5 for US and Europe operations
USB and SPI
Frequency band 5.850 – 5.925 MHz (channels 172, 174, 176, 178, 180, 182, 184)
Channel bandwidth 10 MHz
Data rates 3, 4.5, 6, 9, 12, 18, 24, 27 Mbps
Antenna diversity (VERA-P173, VERA-P174) – CDD for TX and MRC for RX mode
TX output power from 0 to +23 dBm (Class C), RX sensitivity -98 dBm at 3 Mbps
Power supply 3.3 V and 5.0 V, 5 W
Operation temperature -40 °C to +95 °C
Dimensions 29.6 x 24.8 x 3.5 mm
host interfaces
SPI is not recommended as the main host interface for communication due to performance limitations.
Support for 20 MHz mode is planned for future firmware releases subject to certain limitations, as the requirements for 20
The VERA-P1 series module supports a USB 2.0 high-speed interface for firmware loading (booting)
and high speed data transfer (> 200 Mbps). The USB interface of the module is powered with 3.3 V
supply voltage. The module acts as a device on the USB bus.
2.2 SPI interface
The VERA-P1 series module supports an SPI interface for firmware loading (booting) and data
communication. Firmware can be loaded by the host processor while the module operates as a slave
or from the FLASH memory while the module is in the master mode. The interface is capable of fullduplex operation in master or slave mode. The maximum clock rate is 50 MHz in master mode, and
25 MHz in slave mode3.
⚠ Due to performance limitations, it is recommended not to use the SPI interface as the main host
interface for communication and operation of the module.
SPI host interface for data communication in slave mode is tested only with 15 MHz clock rate.
Peak-to-peak voltage ripple on 5V0 and 3V3
supply lines.
- - 10
mV
4
4 Electrical specification
⚠ Stressing the device above one or more of the ratings listed in the Absolute Maximum Rating
section may cause permanent damage. These are stress ratings only. Operating the module at
these or at any conditions other than those specified in the Operating conditions section of this
document should be avoided. Exposure to absolute maximum rating conditions for extended
periods may affect device reliability.
☞ Operating condition ranges define those limits within which the functionality of the device is
guaranteed. Where application information is given, it is advisory only and does not form part of
the specification.
4.1 Absolute maximum ratings
Table 4: Absolute maximum ratings
⚠ The product is not protected against overvoltage or reversed voltages. If necessary, voltage
spikes exceeding the power supply voltage specification, given in table above, must be limited to
values within the specified boundaries by using appropriate protection devices.
RX dual antenna
(5V0 peak current applies to each RX
chain)
461
0.55
30
TX single antenna
+0 dBm
432
0.45
186
+10 dBm
434
0.45
197
+20 dBm
437
0.45
273
TX dual antenna
(output power and 5V0 peak current
apply to each TX chain)
+0 dBm
563
0.55
186
+10 dBm
565
0.55
197
+20 dBm
570
0.55
273
5
6
Table 6: Digital pad ratings
4.4 Peak current consumption
VERA-P1 series - Data Sheet
Table 7: Peak current consumption (typical values are referenced to TA = +25 °C, 3V3 = 3.3 V, VIO = 1.8 V, 5V0_A1 = 5V0_A2
= 5.0 V)
☞The average current consumption for full operation mode strongly depends on the RX/TX time
ratio and remains within the range between the peak values of RX and TX.
1PPS pad always use 1.8 V internally generated IO supply regardless of the VIO pad voltage.
RSTn pad internally pulled high to VIO voltage by 100k. During reset it should be below 0.2 V.
Table 8: Radio specifications (values are referenced to TA = -40 to +95 °C, 3V3 = VIO = 3.3 V, 5V0_A1 = 5V0_A2 = 5.0 V)
Table 9 shows the Highway NLoS (Non-line-of-sight) channel parameters that are used to obtain the
receiver sensitivity values in Table 8. This channel was used in RF testing at the third ETSI Plug test
(CMS3).
Each tap is faded using Pure Doppler, but the second antenna has a Doppler increased by 11 Hz,
which prevents phase synchronization of channels. The RX Power listed in Table 8 refers to the power
of Tap 0.
To protect the module against permanent damage caused by overheating, the transmit power is derated at high
temperature. The derating depends on the RX/TX time ratio.
UBX-17004377 - R06_draft Mechanical specifications Page 18 of 30
Confidential
Symbol
Description
Millimeters
Min.
Nom.
Max.
A
Module Thickness
3.3
3.5
3.7
A1
Vertical distance from the solder mask to the pad surface
0.010
0.020
0.035
b
Width of the peripheral pads
0.70
0.75
0.80 D Module horizontal dimension
24.8 BSC
D2
Horizontal dimension of the exposed thermal pads pattern
17.7
17.8
17.9
D3
Horizontal dimension of the individual exposed thermal pad
3.9
4.0
4.1 E Module vertical dimension
29.6 BSC
E2
Vertical dimension of the exposed thermal pads pattern
22.3
22.4
22.5
E3
Vertical dimension of the individual exposed thermal pad
3.9
4.0
4.1 e Pitch of the peripheral pads
1.2 BSC
E1
Pitch of the individual exposed thermal pads
4.6 BSC
aaa
Bilateral profile tolerance of the module body
0.2 ddd
Co-planarity of the module bottom surface (unilateral tolerance)
0.1
eee
Tolerance of the peripheral pads pattern position
0.2
fff
Tolerance of the peripheral pads position with respect to each other
0.04 ggg
Tolerance of the exposed thermal pads pattern position
0.08
Table 13: VERA-P1 series dimensional references
VERA-P1 series - Data Sheet
☞ The “aaa” tolerances +/- 0.2 mm may be exceeded in the corners of the PCB due to the cutting
process. In worst case, the outer dimension “D” could reach 25.3 mm.
UBX-17004377 - R06_draft Mechanical specifications Page 19 of 30
Confidential
6 Qualification and approvals
8
Products marked with this lead-free symbol on the product label comply with
the "Directive 2002/95/EC of the European Parliament and the Council on the
Restriction of Use of certain Hazardous Substances in Electrical and Electronic
Equipment" (RoHS).
VERA-P1 series V2X modules are RoHS compliant.
Model
FCC ID
VERA-P173
XPYVERAP174
VERA-P174
XPYVERAP174
8
VERA-P1 series - Data Sheet
6.1 Approvals
6.1.1 European Union regulatory compliance
TBD
6.1.2 FCC compliance
The VERA-P1 series modules comply with Part 95, Subpart L and Part 90, Subpart M of the FCC Rules.
Operation is subject to the following two conditions:
1. This device may not cause harmful interference, and
2. This device must accept any interference received, including interference that may cause
undesired operation.
⚠ Non authorized modification could void authority to use this equipment. The internal / external
antenna(s) used for this module must provide a separation distance of at least 20 cm from all
persons and must not be co-located or operating in conjunction with any other antenna or
transmitter.
These limits are designed to provide reasonable protection against harmful interference in a
residential installation. This equipment generates, uses and can radiate radio frequency energy and,
if not installed and used in accordance with the manufacturer’s instructions, may cause harmful
interference to radio communications.
☞ The outside of final product that contains the VERA-P173 or VERA-P174 module must display in
a user accessible area a label referring to the enclosed module. This exterior label can use wording
such as the following: “Contains Transmitter Module FCC ID: XPYVERAP174” or “Contains FCC ID:
XPYVERAP174”.
6.1.3 FCC IDs
Table 14: FCC IDs for different models of VERA-P1 series
6.1.4 Certification in other countries
TBD
6.2 Approved antennas
Please refer to the
fulfilled in the end-product design to make use of the module’s radio type approval. It provides PCB
layout details and electrical specifications as well as information about approved antennas.
VERA-P1 series antenna reference design [2]
for the essential specifications to be
These approvals are pending.
UBX-17004377 - R06_draft Qualification and approvals Page 20 of 30
Confidential
VERA-P1 series - Data Sheet
UBX-17004377 - R06_draft Qualification and approvals Page 21 of 30
Confidential
VERA-P1 series - Data Sheet
Feed direction
7 Product handling & soldering
7.1 Packaging
The VERA-P1 series modules are delivered as hermetically sealed, reeled tapes to enable efficient
production, production lot set-up and tear-down. For more information about packaging, see the
blox Package Information Guide [1]
.
7.1.1 Reels
The VERA-P1 series modules are deliverable in quantities of 250 pieces on a reel. The VERA-P1 series
modules are shipped on reel Type A as specified in the
u-blox Package Information Guide [1]
.
7.1.2 Tapes
Figure 4shows the position and orientation of the VERA-P1 modules as they are delivered on tape.
The dimensions of the tapes are specified in Figure 5.
For more information regarding shipment, storage and handling see the u-blox Package Information
Guide
7.2.1 Moisture sensitivity levels
The VERA-P1 series modules are rated at moisture sensitivity level 3. See moisture sensitive warning
label on each shipping bag for detailed information. After opening the dry pack, modules must be
mounted within 168 hours in factory conditions of maximum 30 °C/60%RH or must be stored at less
than 10%RH. Modules require baking if the humidity indicator card shows more than 10% when read
at 23±5°C or if the conditions mentioned above are not met. Please refer to J-STD-033B standard for
bake procedure.
7.2.2 Mounting process and soldering recommendations
The VERA-P1 series module is a surface mount module supplied on an 8-layer FR4-type PCB with gold
plated connection pins and produced in a lead-free process with a lead-free soldering paste. The wrap
page of the PCB is max. 0.75% according to IPC-A-610E. The thickness of solder resist on the host
PCB top side and the JODY-W1 bottom side must be considered for the soldering process.
This module is compatible with industrial reflow profile for RoHS/Pb-free solders, Sn96.5/Ag3.0/Cu0.5
solder is a right choice. Use of "No Clean" soldering paste is strongly recommended, cleaning the
populated modules is strongly discouraged - residuals under the module cannot be easily removed
with any cleaning process. Cleaning with water can lead to capillary effects where water is absorbed
into the gap between the host board and module. The combination of soldering flux residuals and
encapsulated water could lead to short circuits between neighboring pins.
[1].
Only a single reflow soldering process is permitted for host boards with the VERA-P1 series
modules.
The reflow profile used is dependent on the thermal mass of the entire populated PCB, heat transfer
efficiency of the oven and particular type of solder paste used. Since the profile used is process and
layout dependent, the optimum profile should be studied case by case. Recommendations below
should be taken as a starting point guide. In case of basic information necessity, refer to J-STD-020C
standard.
and slower ramp down rate (2 – 3 °C/sec) is preferred.
P
VERA-P1 series - Data Sheet
Unless there is a galvanic coupling between
the local GND (i.e. the work table) and the
PCB GND, then the first point of contact
when handling the PCB must always be
between the local GND and PCB GND.
Before mounting an antenna patch, connect
ground of the device
When handling the RF pin, do not come into
contact with any charged capacitors and be
careful when contacting materials that can
develop charges (e.g. patch antenna ~10 pF,
coax cable ~50-80 pF/m, soldering iron, …)
To prevent electrostatic discharge through
the RF input, do not touch any exposed
antenna area. If there is any risk that such
exposed antenna area is touched in non ESD
protected work area, implement proper ESD
protection measures in the design.
When soldering RF connectors and patch
antennas to the receiver’s RF pin, make
sure to use an ESD safe soldering iron (tip).
Figure 6: Reflow profile
7.2.3 ESD handling precautions
⚠ VERA-P1 series modules are Electrostatic Sensitive Devices (ESD). Observe precautions for
handling! Failure to observe these precautions can result in severe damage to the Wi-Fi receiver!
Wi-Fi transceivers are Electrostatic Sensitive Devices (ESD) and require special precautions when
handling. Particular care must be exercised when handling patch antennas, due to the risk of
electrostatic charges. In addition to standard ESD safety practices, the following measures should be
taken into account whenever handling the receiver:
The labels of VERA-P1 series include important product information as described in this section.
Figure 7illustrates the sample label of the VERA-P1 series. A detailed description of the label
components are listed in Table 16.
Figure 7: VERA-P1 series - Sample label
UBX-17004377 - R06_draft Labeling and ordering information Page 25 of 30
Confidential
Reference
Description
1
Company logo and trademark
2
Panel position number
3
Production date YY/WW (year/week)
4
Pb-Free, Platin Spec IPC-1066/JESD97
5
Type number (format PPPP-TGVV-TTQ-XX), e.g. VERA-P173-00A-00
“Model:” PPPP-TGVV
TTQ-XX
6
Datacode
7
Serial number “S/N:” MAC address
(Format of MAC address: D4-CA-6E-01-02-03)
8
DataMatrix (product identifier, serial number, datacode)
Product identifier: 3 digits
Serial number: MAC address
Datacode: 4 digits
9
Text box containing approval IDs
10
FCC ID: XPYVERA173 (example)
11
Pin 1 marker
Table 16: VERA-P1 series label description
Format
Structure
Product Name
PPPP-TGVV
Ordering Code
PPPP-TGVV-TTQ
Type Number
PPPP-TGVV-TTQ-XX
Code
Meaning
Example
PPPP
Form factor
VERA
TG
Platform
T – Dominant technology, For example, W: Wi-Fi, B: Bluetooth
G – Generation
P1
VV
Variant based on the same platform; range [00…99]
73
TT
Major Product Version
00
Q
Quality grade
A: Automotive
B: Professional
C: Standard
A
XX
Minor product version (not relevant for certification)
00
VERA-P1 series - Data Sheet
8.2 Explanation of codes
Three different product code formats are used. The Product Name is used in documentation such as
this data sheet and identifies all u-blox products, independent of packaging and quality grade. The
Ordering Code includes options and quality, while the Type Number includes the hardware and
firmware versions. Table 17 below details these three different formats:
Table 17: Product Code Formats
Table 18: Part identification code
UBX-17004377 - R06_draft Labeling and ordering information Page 26 of 30
Confidential
VERA-P1 series - Data Sheet
Ordering Code
Product name
Product
VERA-P173-00A-00
VERA-P173
VERA-P173 automotive grade module
VERA-P174-00A-00
VERA-P174
VERA-P174 automotive grade module
EVK-VERA-P174-00A
EVK-VERA-P174
Evaluation kit for VERA-P173 and VERA-P174
8.3 Ordering codes
Table 19: Product ordering codes
☞ Product changes affecting form, fit or function are documented by u-blox. For a list of Product
Change Notifications (PCNs) see our website.
UBX-17004377 - R06_draft Labeling and ordering information Page 27 of 30
Confidential
Appendix
Abbreviation
Definition
COTS
Commercial off-the-shelf
CS
Chip select
ESD
Electrostatic Sensitive Devices
ETSI
European Telecommunications Standards Institute
FCC
Federal Communications Commission
GND
Ground
GPIO
General-purpose input/output
IC
Industry Canada
LLC
Logical Link Control
MAC
Media Access Control
nACR
Non-adjacent channel rejection
NLoS
Non-Line-of-Sight
OBU
On Board Unit
OFDM
Orthogonal frequency-division multiplexing
PCB
Printed Circuit Board
RF
Radio Frequency
RSU
Road Side Unit
RoHS
Restriction of Hazardous Substances
SPI
Serial Peripheral Interface
USB
Universal Serial Bus
V2X
Vehicle-to-Everything
A Glossary
VERA-P1 series - Data Sheet
Table 20: Explanation of the abbreviations and terms used
UBX-17004377 - R06_draft Appendix Page 28 of 30
Confidential
VERA-P1 series - Data Sheet
Revision
Date
Name
Comments
R01
23-Feb-2017
ishe, kgom
Initial release.
R02
5-May-2017
ddie, kgom
Added VERA-P174 product variant and included block diagram, FCC/IC ID, and
ordering code for this variant.
R03
11-Sep-2017
mzes, kgom,
ddie
Updated Table 1. Included footnotes in section 1.5. Updated the ordering
codes (section 8.3). Added reel size (section 7.1) and tape dimensions (Figure
5).
R04
17-Oct-2017
ddie, kgom
Removed references to VERA-P175 variant. Updated Table 1.
R05
4-June-2018
smay, kgom
Updated total power consumption in section 1.5. Added SPI limitation in
section 2.2. Added peak current consumption in Table 7. Extended worst case
dimension D in section 5.1. Added position and orientation in section 7.1.2.
Added product labeling in section 8.1. Update lowest TX power level. Removed
all references to VERA-P171 variant.
R06
22-June-2018
ddie
Added clarification that 23 dBm max output power is the combined output
power of two antennas. Added FCC approvals section (6.1.2).
Related documents
[1] u-blox Package Information Guide, document number UBX-14001652
[2] VERA-P1 series antenna reference design, document number UBX-18022092
☞ For regular updates to u-blox documentation and to receive product change notifications, register
on our homepage (www.u-blox.com).
Revision history
UBX-17004377 - R06_draft Related documents Page 29 of 30
Confidential