After a delay of about 0.4s, the voltage on C55, C56 exceeds the reference voltage on IC8-C
negative input and the output of IC8-C goes high, turning on Q8 via D29 and R74 thus energising
RL1 which bypasses the current inrush resistor R2.
The output of IC8-C also charges C58 via R70 thus producing a short delay before the output of
IC8-D goes high and turns on Q9 which in turn switches Q10 and Q11 off. When Q11 goes off, the
SS signal is no longer clamped to 0V and allows the PFC control IC4 to start up.
When the mains voltage is switched off, C21 is no longer supplied with top-up pulses and is
discharged by R64. IC 8-B output goes low and quickly discharges C55, C56 via D25. IC8-C output
then goes low and immediately turns off Q9 via D28. This causes Q11 to come on, clamping the SS
signal to 0V and stopping the PFC control IC4.
IC8-B output going low, discharges C58 via R71 and D26, thus providing a short delay before IC8-D
output goes low and switches off the bypass relay driver Q8.
The above timing sequences ensure that the inrush relay RL1 contacts only switch under zero load
conditions.
Primary Boost stage Control circuit
The primary boost stage control is by means of IC4.
This contains all the processing circuitry to shape the current taken by the power supply from the
mains supply to be sinusoidal and in phase with the voltage.
For a detailed description refer to the ST ‘Power Factor Corrector Applications Manual‘.
When the mains is switched on, the +18V supply to IC4/pin19 is established and IC4 becomes
active after a short delay when the SS signal is released by the start-up control circuit. During this
short delay the bulk storage capacitors C19, C20 are charged via the inrush-limiting resistor R2.
IC4 starts up and supplies drive pulses to the gate ICs IC1, IC2, IC3, which drive the gates of the
boost MOSFETs Q1, Q2, Q3, Q4, Q5, Q6.
C44 is connected to the soft start pin of IC4 and provides a soft start.
R34, R34b, R35, R35b, R37, C35, C35b, C36, C36b form a two stage RC filter to feed a voltage
proportional to the mains voltage to IC4/pin 7 which, after an internal 1/V
2
transformation, is fed to
the internal multiplier. For a universal mains input, the voltage at this pin will vary between 1.5V and
5.5V.
R38+R38a and R39+R39a supply a current derived from the full wave rectified mains voltage to
IC4/pin 4 to be used by the internal multiplier.
Also fed to the internal multiplier is the output of the voltage error amplifier of IC4/pin 13. The input
to the error amplifier at pin 14 is from potential divider R41, R41b, R42, R42b, R62, R63 and VR1.
This potential divider monitors the voltage on the boost stage output capacitors C19, C20 and this is
compared to an accurate internal reference voltage. Thus a steady voltage of about 395V, as set by
VR1, is maintained across C19, C20.
Another potential divider R44, R44b, R45, R45b, R46 monitors the voltage across C19, C20 and
feeds into pin 3 of IC4 which is the over-voltage shutdown. C80 slows the signal going into the
over-voltage pin to prevent the over-voltage circuit from activating during transient load changes.
Pin 8 is the output of the multiplier and is the programming current for the internal current error
amplifier. This signal is taken to the mains supply side of the current sense resistor R52 via R48.
The other input of the current error amplifier is taken to the other side of R52 via R50. The current
error amplifier thus compares the signal across the current sense resistor R52 with the
programming current and adjusts the PWM drive to the boost MOSFETs accordingly.
R49 and C42 with R50 form the compensation network around the current error amplifier.
10