1
2
3
4
5
6
7
8
3&%67$&.83
/$<(5723
/$<(5*1'
/$<(5,1
/$<(5*1'
A A
/$<(59&&
/$<(5,1
/$<(5*1'
/$<(5%27
DDRIII-SODIMM1
DDRIII-SODIMM2
B B
Main SATA - HDD
P16
P22
Dual Channel DDR III
800/1066 MHZ
SATA 0
BU3 Block Diagram
PENRYN-SFF
Micro-FCBGA956/10W
DDR SYSTEM MEMORY
SATA
FSB
FSB
CANTIGA-SFF
NB
P5,6,7,8,9,10,11
DMI
DMI
P3,4
FSB(667/800/1066MHZ)
PCI-E
Graphics Interfaces
DMI(x2/x4)
INT_LVDS
INT_CRT
PCI-Ex16
USB-3
USB-5
LCD/CCD Con.
CRT Con.
HDMI/USB Con.
P17
P17
P18
11.6" SATA HDD
P22
SATA - ODD
Bluetooth Con.
USB SW
C C
Atheros
P22
USB-2
P21
USB-9
P18
SATA 1
USB 2.0 (Port0~9)
PCIE-5
SATA
Intel I/O Controller Hub 9
(ICH9M-SFF)
USB
SB
P12, 13, 14, 15
10/100 Lan
P23
LAN CON.&Audio&Card Reader&USB*2/B
Audio Codec
D D
LAN Con.
1
USB-0
USB-1
USB*2 Con.
Port-B
MIC JACK
2
Port-A
HP/SPDIF SPK Con.
3
Card Reader
P26
Azalia
USB-4
IHDA
4
LPC
LPC
FAN
K/B Con.
P21
PCI-E
RTC
PCI-Express
BATTERY
SPI Flash
5
PCIE-3
PCIE-6
P12
EC
TP/LED/Hall Sensor Con.
P22
USB-6
USB-10
3G
WiFi or WiMAX
G-Sensor
P19
6
USB-7
P20
P20
P21 P3 P19 P21
Kill SW
Sim Con.
Power /B
Con.
P21
CK505
POWER SYSTEM
P20
ISL88731
ISL6237
RT8152B
TPS51116REGR
UP6111AQDD
RT9205
ISL6263A
VCC_CORE
+1.8V
+1.05V
+1.5VSUS
+1.5V
P22
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Block Diagram
Block Diagram
Block Diagram
Date: Sheet
Date: Sheet
Date: Sheet
7
+3VPCU
+3V_S5
+3VSUS
+3V
+5VPCU
+5V
+SMDDR_VTERM
+SMDDR_VREF
Quanta Computer Inc.
Quanta Computer Inc.
Quanta Computer Inc.
PROJECT :
PROJECT :
PROJECT :
P2
P24
P25
P26
P27
P28
P29
P30
BU3
BU3
BU3
13 4 Monday, August 10, 2009
13 4 Monday, August 10, 2009
13 4 Monday, August 10, 2009
8
D3B
D3B
D3B
of
of
of
http://hobi-elektronika.net
1
2
3
4
5
6
7
8
+3V
CLOCK GEN
A A
+1.05V
L19 PBY160808T-301Y-N_6 L19 PBY160808T-301Y-N_6
B B
EMI RESERVE
PCLK_591
CLK_PCI_ICH
CLK_ICH_48M
CLK_ICH_14M
C276 *33p/50V_4 C276 *33p/50V_4
C275 *33p/50V_4 C275 *33p/50V_4
C370 *33p/50V_4 C370 *33p/50V_4
C277 *33p/50V_4 C277 *33p/50V_4
C258
C258
10u/6.3V_8
10u/6.3V_8
L24 PBY160808T-301Y-N_6 L24 PBY160808T-301Y-N_6
0.25A (20mils)
+1.05V_CK_VDD_IO
C357
C357
C364
C364
0.1u/10V_4
0.1u/10V_4
0.1u/10V_4
0.1u/10V_4
PCLK_DEBUG [20]
PCLK_591 [22]
CLK_PCI_ICH [13]
CLK_ICH_48M [14]
CPU_MCH_BSEL0 [3]
CPU_MCH_BSEL1 [3]
CPU_MCH_BSEL2 [3]
CLK_ICH_14M [14] CLK_MCH_3GPLL [6]
PCLK_591
CLK_PCI_ICH
CLK_ICH_48M
CPU_MCH_BSEL0
CPU_MCH_BSEL1
CPU_MCH_BSEL2
CLK_ICH_14M
D3A
T88T88
C373 33p/50V_4 C373 33p/50V_4
C374 33p/50V_4 C374 33p/50V_4
0.25A (20mils)
C270
C270
0.1u/10V_4
0.1u/10V_4
C372
C372
0.1u/10V_4
0.1u/10V_4
C352
C352
C358
C358
0.1u/10V_4
0.1u/10V_4
0.1u/10V_4
0.1u/10V_4
R189 33_4 R189 33_4
R338 33_4 R338 33_4
R339 33_4 R339 33_4
R333 33_4 R333 33_4
R327 2.2K_4 R327 2.2K_4
R341 10K_4 R341 10K_4
R340 33_4 R340 33_4
2 1
+3V_VDD_CK_VDD
C353
C353
0.1u/10V_4
0.1u/10V_4
C371
C371
0.1u/10V_4
0.1u/10V_4
C263
C263
10u/6.3V_8
10u/6.3V_8
C368
C368
0.1u/10V_4
0.1u/10V_4
C355
C355
0.1u/10V_4
0.1u/10V_4
Y5
Y5
14.318MHZ
14.318MHZ
C367
C367
0.1u/10V_4
0.1u/10V_4
PCLK0
PCLK1
PCLK2
PCLK3
PCLK_591_R
CLK_PCI_ICH_R
FSA_R
FSC_R
CGDAT_SMB
CGCLK_SMB
CG_XOUT
CG_XIN
U18
U18
9
VDD_PCI
4
VDD_REF
23
VDD_PLL3
16
VDD_48
46
VDD_SRC
62
VDD_CPU
19
VDD_IO1
27
VDD_IO2
33
VDD_IO3
43
VDD_IO4
52
VDD_IO5
56
VDD_IO6
15
GND6
18
GND7
22
GND8
26
GND9
30
GND10
36
GND11
49
GND12
59
GND13
1
GND14
8
CR#_A/PCI-0
10
CR_B/PCI-1
11
TME/PCI-2
12
SRC5_EN/PCI-3
13
27M_SEL/PCI-4
14
ITP_EN/PCIF-5#
17
FSA/USB48
64
FSB/TEST_MODE
5
FSC/TEST_SEL/REF
55
RESET#
6
SDATA
7
SCLK
2
XOUT
3
XIN
CK505
CK505
QFN64
QFN64
INS109622231ICS9LPRS365BKLFT
INS109622231ICS9LPRS365BKLFT
CPU-0
CPU-0#
CPU-1
CPU-1#
SRC-0/DOT96
SRC-0#/DOT96#
SRC-1/SE1
SRC-1#/SE2
SRC-2/SATA
SRC-2#/SATA#
CR#_C/SRC-3
CR#_D/SRC-3#
SRC-4
SRC-4#
PCI_STOP#/SRC-5
CPU_STOP#/SRC5-5#
SRC-6
SRC-6#
CR#_F/SRC-7
CR#_E/SRC-7#
SRC-8/CPU_ITP
SRC-8#/CPU_ITP#
SRC-9
SRC-9#
SRC-10
SRC-10#
CR#_H/SRC-11
CR#_G/SRC-11#
CK_PWRGD/PD#
74
GND1
6666676768686969707071717272737374
+3V
61
60
58
57
20
21
24
25
28
29
31
32
34
35
45
44
48
47
51
50
54
53
37
38
41
42
40
39
63
65
CLK_CPU_BCLK_R
CLK_CPU_BCLK#_R
CLK_MCH_BCLK_R
CLK_MCH_BCLK#_R
DOT96_SSC_R
DOT96_SSC#_R
DREF_SSCLK_R
DREF_SSCLK#_R
CLK_PCIE_SATA_R
CLK_PCIE_SATA#_R
CLK_PCIE_ICH_R
CLK_PCIE_ICH#_R
CLK_PCIE_MINI1_R
CLK_PCIE_MINI1#_R
H_STP_PCI#
H_STP_CPU#
CLK_PCIE_3G_R
CLK_PCIE_3G#_R
CLK_CR#_F
CLK_CR#_E
CLK_SRC8
CLK_SRC8#
CLK_PCIE_LAN_R
CLK_PCIE_LAN#_R
MCH_3GPLL_R
MCH_3GPLL#_R
CLK_3GPLLREQ#_R
CLK_CR#_G
R140 2.2K_4 R140 2.2K_4
R139 2.2K_4 R139 2.2K_4
H_STP_PCI#
H_STP_CPU#
F3B
RP17 *short_4P2R RP17 *short_4P2R
4
3
2
RP15 *short_4P2R RP15 *short_4P2R
RP16 *short_4P2R RP16 *short_4P2R
RP14 *short_4P2R RP14 *short_4P2R
RP13 *short_4P2R RP13 *short_4P2R
RP12 *short_4P2R RP12 *short_4P2R
RP11 *short_4P2R RP11 *short_4P2R
RP21 *3G@0X2 RP21 *3G@0X2
RP10 *short_4P2R RP10 *short_4P2R
RP9 *short_4P2R RP9 *short_4P2R
R300 475/F_4 R300 475/F_4
1
4
3
2
1
2
1
4
3
2
1
4
3
2
1
4
3
2
1
4
3
2
1
4
3
4
3
2
1
T78T78
T77T77
T85T85
F3B
T81T81
2
1
4
3
2
1
4
3
T76T76
CLK_CPU_BCLK [3]
CLK_CPU_BCLK# [3]
CLK_MCH_BCLK [5]
CLK_MCH_BCLK# [5]
MCH_DREFCLK [6]
MCH_DREFCLK# [6]
DREF_SSCLK [6]
DREF_SSCLK# [6]
CLK_PCIE_SATA [12]
CLK_PCIE_SATA# [12]
CLK_PCIE_ICH [13]
CLK_PCIE_ICH# [13]
CLK_PCIE_MINI1 [20]
CLK_PCIE_MINI1# [20]
H_STP_PCI# [14]
H_STP_CPU# [14]
CLK_PCIE_3G [20]
CLK_PCIE_3G# [20]
CLK_PCIE_LAN [23]
CLK_PCIE_LAN# [23]
CLK_MCH_3GPLL# [6]
CLK_3GPLLREQ# [6]
CLK_PWRGD [14]
To CPU BCLK
To NB HPLL_CLK
To NB DPLL_REF_CLK
To NB DPLL_REF_SSCLK
To ICH9 SATA_CLK
To ICH9 DMI_CLK
To Mini Card 1
B1A
From SB CLK
To 3G Card
B1A
D3A
To PCIE LAN
To NB PEG_CLK
From NB CLKREQ#
To ICH9 CK_PWRGD
C C
BSEL Frequency Select Table
FSC FSB FSA CPU SRC PCI
1
0
0
0
00
1
1
1
R328 *1K_4 R328 *1K_4
+1.05V
+1.05V
R334 *1K_4 R334 *1K_4
R330 *1K_4 R330 *1K_4
R326 *1K_4 R326 *1K_4
R355 *1K_4 R355 *1K_4
1
D D
1
1
0
1
1
CPU_MCH_BSEL0
CPU_MCH_BSEL1
CPU_MCH_BSEL2
1
100
100
33 0
133
1 0
166
1
200
0
266
0
333
0
0
400
RSVD
1
33
100
33
100
33
100
33
100
33
100
33
100
33
100
R331 1K_4 R331 1K_4
R329 1K_4 R329 1K_4
R348 1K_4 R348 1K_4
2
MCH_BSEL0 [6]
MCH_BSEL1 [6]
MCH_BSEL2 [6]
3
Clock Gen Strap
PIN12
PIN13
PIN14
SLG8SP513
PCI2/TME
PCI-3
PCI-4/27M_SEL
PCIF-5/ITP_EN
+3V
+3V
+3V
PULL HIGH PULL DOWN
NO OVERCLOCKING NORMAL RUN
PIN44/45 IS SRC5
PIN 24/25 IS 27MHz
PIN 53/54 IS CPUITP PIN 53/54 IS SRC
R187 10K_4 R187 10K_4
R185 *10K_4 R185 *10K_4
R182 *10K_4 R182 *10K_4
http://hobi-elektronika.net
4
(default) PIN11
PCLK2
PCLK3
PCLK_591_R
CLK_PCI_ICH_R
PIN44/45 IS
PCI_STOP/CPU_STOP
PIN 21/20
IS SRC/DOT
R188 *10K_4 R188 *10K_4
R337 10K_4 R337 10K_4
R184 10K_4 R184 10K_4
R183 10K_4 R183 10K_4
(default)
(default)
(default)
5
Clock Gen I2C
SDATA [14,23]
SCLK [14,23]
6
+3V
R349
2
3
Q29 ME2N7002E Q29 ME2N7002E
+3V
2
3
Q30 ME2N7002E Q30 ME2N7002E
1%
1%
1%
7
R349
10K_4
10K_4
CGDAT_SMB
1
R344
R344
10K_4
10K_4
CGCLK_SMB
1
352-(&7%8
352-(&7%8
352-(&7%8
4XDQWD&RPSXWHU,QF
4XDQWD&RPSXWHU,QF
4XDQWD&RPSXWHU,QF
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Custom
Custom
Custom
CLOCK GEN_9LPRS365 BKLFT
CLOCK GEN_9LPRS365 BKLFT
CLOCK GEN_9LPRS365 BKLFT
Date: Sheet
Date: Sheet
Date: Sheet
CGDAT_SMB [16,20]
SMbus address D2
CGCLK_SMB [16,20]
of
of
of
23 4 Monday, August 10, 2009
23 4 Monday, August 10, 2009
23 4 Monday, August 10, 2009
8
D3B
D3B
D3B
1
2
3
4
5
6
7
8
+1.05V
H_A#[3..16]
H_REQ#[0..4]
H_A#[17..35]
+1.05V +1.05V
2
R29
R29
56.2/F_4
56.2/F_4
1 3
R27 *0_4 R27 *0_4
3
1
2
H_A#3
H_A#4
H_A#5
H_A#6
H_A#7
H_A#8
H_A#9
H_A#10
H_A#11
H_A#12
H_A#13
H_A#14
H_A#15
H_A#16
H_REQ#0
H_REQ#1
H_REQ#2
H_REQ#3
H_REQ#4
H_A#17
H_A#18
H_A#19
H_A#20
H_A#21
H_A#22
H_A#23
H_A#24
H_A#25
H_A#26
H_A#27
H_A#28
H_A#29
H_A#30
H_A#31
H_A#32
H_A#33
H_A#34
H_A#35
ME2N7002E
ME2N7002E
Q15
Q15
R33
R33
1K_4
1K_4
Q14
Q14
MMBT3904-7-F
MMBT3904-7-F
CPU
H_A#[3..16] [5]
A A
B B
DELAY_VR_PWRGOOD [6,14,26]
C C
H_A20M# [12]
H_FERR# [12]
H_IGNNE# [12]
H_STPCLK# [12]
H_INTR [12]
H_NMI [12]
H_SMI# [12]
H_PM_THRMTRIP#
H_ADSTB#0 [5]
H_A#[17..35] [5]
H_ADSTB#1 [5]
P2
V4
W1
T4
AA1
AB4
T2
AC5
AD2
AD4
AA5
AE5
AB2
AC1
Y4
R1
R5
U1
P4
W5
AN1
AK4
AG1
AT4
AK2
AT2
AH2
AF4
AJ5
AH4
AM4
AP4
AR5
AJ1
AL1
AM2
AU5
AP2
AR1
AN5
C7
D4
F10
F8
C9
C5
E5
V2
Y2
AG5
AL5
J9
F4
H8
U14A
U14A
A[3]#
A[4]#
A[5]#
A[6]#
A[7]#
A[8]#
A[9]#
A[10]#
A[11]#
A[12]#
A[13]#
A[14]#
A[15]#
A[16]#
ADSTB[0]#
REQ[0]#
REQ[1]#
REQ[2]#
REQ[3]#
REQ[4]#
A[17]#
A[18]#
A[19]#
A[20]#
A[21]#
A[22]#
A[23]#
A[24]#
A[25]#
A[26]#
A[27]#
A[28]#
A[29]#
A[30]#
A[31]#
A[32]#
A[33]#
A[34]#
A[35]#
ADSTB[1]#
A20M#
ICH
ICH
FERR#
IGNNE#
STPCLK#
LINT0
LINT1
SMI#
RSVD01
RSVD02
RSVD03
RSVD04
RSVD05
RSVD06
RSVD07
Penryn_SFF_1p0
Penryn_SFF_1p0
R34
R34
*10K_4
*10K_4
SYS_SHDN# [25]
PM_THRMTRIP# [6,12]
ADDR GROUP 0
ADDR GROUP 0
DEFER#
CONTROL
CONTROL
RESET#
ADDR GROUP 1
ADDR GROUP 1
BPM[0]#
BPM[1]#
BPM[2]#
BPM[3]#
XDP/ITP SIGNALS
XDP/ITP SIGNALS
THERMAL
THERMAL
PROCHOT #
THERMDA
THERMDC
THERMTRIP#
H CLK
H CLK
BCLK[0]
BCLK[1]
R35
R35
100K_4
100K_4
M4
ADS#
J5
BNR#
L5
BPRI#
N5
F38
DRDY#
J1
DBSY#
M2
BR0#
H_IERR#
B40
IERR#
D8
INIT#
N1
LOCK#
H_RESET#
G5
K2
RS[0]#
H4
RS[1]#
K4
RS[2]#
L1
TRDY#
H2
HIT#
F2
HITM#
ITP_BPM#0
AY8
ITP_BPM#1
BA7
ITP_BPM#2
BA5
ITP_BPM#3
AY2
ITP_BPM#4
AV10
PRDY#
ITP_BPM#5
AV2
PREQ#
ITP_TCK
AV4
TCK
ITP_TDI
AW7
TDI
ITP_TDO
AU1
TDO
ITP_TMS
AW5
TMS
ITP_TRST#
AV8
TRST#
ITP_DBRESET#
J7
DBR#
H_PROCHOT#_D
D38
H_THERMDA
BB34
H_THERMDC
BD34
H_PM_THRMTRIP#
B10
A35
C35
RESERVED
RESERVED
D4
*BAS316D4*BAS316
Voltage Level shift
No use Thermal trip CPU side still PU 56ohm.
Use Thermal trip can share PU at SB side
H_ADS# [5]
H_BNR# [5]
H_BPRI# [5]
H_DEFER# [5]
H_DRDY# [5]
H_DBSY# [5]
H_BR0# [5]
H_INIT# [12]
H_LOCK# [5]
H_RESET# [5] H_REQ#[0..4] [5]
H_RS#0 [5]
H_RS#1 [5]
H_RS#2 [5]
H_TRDY# [5]
H_HIT# [5]
H_HITM# [5]
T1T1
T2T2
T5T5
T8T8
T7T7
T6T6
ITP_DBRESET# [14]
CLK_CPU_BCLK [2]
CLK_CPU_BCLK# [2]
Layout Note:
Place Resistor close to CPU.
R274 56_4 R274 56_4
+1.05V
+1.05V
Layout Note:
Place voltage divider
within 0.5" of GTLREF pin
CPU Thermal Monitor Thermal Trip
R265
R265
1K/F_4
1K/F_4
R267
R267
2K/F_4
2K/F_4
H_D#[0..15] [5]
H_DSTBN#0 [5]
H_DSTBP#0 [5]
H_DINV#0 [5]
H_D#[16..31] [5]
H_DSTBN#1 [5]
H_DSTBP#1 [5]
H_DINV#1 [5]
R276 *1K_4 R276 *1K_4
R273 *1K_4 R273 *1K_4
C336 *0.1u/10V_4 C336 *0.1u/10V_4
CPU_MCH_BSEL0 [2]
CPU_MCH_BSEL1 [2]
CPU_MCH_BSEL2 [2]
2ND_MBCLK [22]
2ND_MBDATA [22]
THERM_ALERT# [14]
H_D#[0..15] H_D#[32..47]
H_D#[16..31]
V_CPU_GTL REF
CPU_TEST1
CPU_TEST2
CPU_TEST3
T73T73
CPU_TEST4
CPU_TEST5
T4T4
CPU_TEST6
T72T72
+3V
2
Q7
3
1
ME2N7002EQ7ME2N7002E
+3V
2
Q8
3
1
ME2N7002EQ8ME2N7002E
D3 *BAS316 D3 *BAS316
R19 10K_4 R19 10K_4
+3V
C69
C69
*1u/16V_6
*1u/16V_6
R24 330_4 R24 330_4
+3V
H_D#0
H_D#1
H_D#2
H_D#3
H_D#4
H_D#5
H_D#6
H_D#7
H_D#8
H_D#9
H_D#10
H_D#11
H_D#12
H_D#13
H_D#14
H_D#15
H_D#16
H_D#17
H_D#18
H_D#19
H_D#20
H_D#21
H_D#22
H_D#23
H_D#24
H_D#25
H_D#26
H_D#27
H_D#28
H_D#29
H_D#30
H_D#31
U14B
U14B
F40
D[0]#
G43
D[1]#
E43
D[2]#
J43
D[3]#
H40
D[4]#
H44
D[5]#
G39
D[6]#
E41
D[7]#
L41
D[8]#
K44
D[9]#
N41
D[10]#
T40
D[11]#
M40
D[12]#
G41
D[13]#
M44
D[14]#
L43
D[15]#
K40
DSTBN[0]#
J41
DSTBP[0]#
P40
DINV[0]#
P44
D[16]#
V40
D[17]#
V44
D[18]#
AB44
D[19]#
R41
D[20]#
W41
D[21]#
N43
D[22]#
U41
D[23]#
AA41
D[24]#
AB40
D[25]#
AD40
D[26]#
AC41
D[27]#
AA43
D[28]#
Y40
D[29]#
Y44
D[30]#
T44
D[31]#
U43
DSTBN[1]#
W43
DSTBP[1]#
R43
DINV[1]#
AW43
GTLREF
E37
TEST1
D40
TEST2
C43
TEST3
AE41
TEST4
AY10
TEST5
AC43
TEST6
A37
BSEL[0]
C37
BSEL[1]
B38
BSEL[2]
Penryn_SFF_1p0
Penryn_SFF_1p0
SMB_MBCLK
SMB_MBDATA
THERM_ALERT#_T
Q11
Q11
MMBT3904-7-F
MMBT3904-7-F
1 3
2
H_D#32
AP44
D[32]#
H_D#33
AR43
D[33]#
H_D#34
AH40
D[34]#
H_D#35
DATA GROUP 0
DATA GROUP 0
DATA GROUP 1
DATA GROUP 1
MISC
MISC
R13
R13
10K_4
10K_4
THER_SHDN#SYS_SHDN#
AF40
D[35]#
AJ43
D[36]#
AG41
D[37]#
AF44
D[38]#
AH44
D[39]#
AM44
D[40]#
AN43
D[41]#
AM40
D[42]#
AK40
D[43]#
AG43
D[44]#
DATA GROUP 2 DATA GROUP 3
DATA GROUP 2 DATA GROUP 3
AP40
D[45]#
AN41
D[46]#
AL41
D[47]#
AK44
DSTBN[2]#
AL43
DSTBP[2]#
AJ41
DINV[2]#
AV38
D[48]#
AT44
D[49]#
AV40
D[50]#
AU41
D[51]#
AW41
D[52]#
AR41
D[53]#
BA37
D[54]#
BB38
D[55]#
AY36
D[56]#
AT40
D[57]#
BC35
D[58]#
BC39
D[59]#
BA41
D[60]#
BB40
D[61]#
BA35
D[62]#
AU43
D[63]#
AY40
DSTBN[3]#
AY38
DSTBP[3]#
BC37
DINV[3]#
AE43
COMP[0]
AD44
COMP[1]
AE1
COMP[2]
AF2
COMP[3]
G7
DPRSTP#
B8
DPSLP#
C41
DPWR#
E7
PWRGOOD
D10
SLP#
BD10
PSI#
+3V
R18
R18
R15
R15
10K_4
10K_4
10K_4
10K_4
0623/0$/
H_D#36
H_D#37
H_D#38
H_D#39
H_D#40
H_D#41
H_D#42
H_D#43
H_D#44
H_D#45
H_D#46
H_D#47
H_D#48
H_D#49
H_D#50
H_D#51
H_D#52
H_D#53
H_D#54
H_D#55
H_D#56
H_D#57
H_D#58
H_D#59
H_D#60
H_D#61
H_D#62
H_D#63
COMP0
COMP1
COMP2
COMP3
H_PSI#
+3V
U2
U2
8
SCLK
7
SDA
6
ALERT#
4
OVERT#
LM95245CIMM NOPB
LM95245CIMM NOPB
ADDRESS: 98H
H_D#[48..63]
R269 27.4/F_6 R269 27.4/F_6
R272 54.9/F_4 R272 54.9/F_4
R270 27.4/F_6 R270 27.4/F_6
R268 54.9/F_4 R268 54.9/F_4
30mA(20mils)
F3B
LM86VCC
1
VCC
2
DXP
3
DXN
5
GND
H_D#[32..47] [5]
H_DSTBN#2 [5]
H_DSTBP#2 [5]
H_DINV#2 [5 ]
H_D#[48..63] [5]
H_DSTBN#3 [5]
H_DSTBP#3 [5]
H_DINV#3 [5 ]
Layout note:
comp0,2: Zo=27.4ohm, L<0.5"
comp1,3: Zo=55ohm, L<0.5"
H_DPRSTP# [6,12,26]
H_DPSLP# [12]
H_DPWR# [5]
H_PWRGOOD [12]
H_CPUSLP# [5]
T3T3
C34 0.1u/10V_4 C34 0.1u/10V_4 R12 *short_6 R12 *short_6
C27 *100p/50V_4 C27 *100p/50V_4
H_THERMDA
C44
C44
2200p/50V_6
2200p/50V_6
H_THERMDC
Processor Hot
+1.05V
+1.05V
R31
R31
*1K_4
*1K_4
R278
R278
68_4
68_4
Q13
Q13
D D
H_PROCHOT#_D
H_PROCHOT# [26]
2
*MMBT3904-7-F
*MMBT3904-7-F
1 3
R32 *0_4 R32 *0_4
No use PROCHOT CPU side still PU 56ohm.
Use PROCHOT to optional receiver CPU side PU
68ohm and through isolat 2.2K ohm to receiver side
1
R277 *2.2k_4 R277 *2.2k_4
H_PROCHOT#_EC [22]
2
CPU FAN CTRL
THERM_ALERT#_T
3
+5V
+3V
C1
2.2u/6.3V_6C12.2u/6.3V_6
2
3
1
Q1 ME2N7002E Q1 ME2N7002E
FANSIG [22]
3mA(25mils)
CPUFANON#
VFAN [22]
1
4
U1
VIN2VO
/FON
VSET
G995P1UU1G995P1U
40mils
TH_FAN_POWER
3
5
GND
6
GND
7
GND
8
GND
C330
C330
10u/6.3V_8
10u/6.3V_8
FANPWR = 1.6*VSET
http://hobi-elektronika.net
4
C329
C329
*0.01u/16V_4
*0.01u/16V_4
C331
C331
0.01u/25V_4
0.01u/25V_4
5
+3V
R254
R254
10K_4
10K_4
CN15
CN15
1
2
3
85205-0300L
85205-0300L
XDP
6
Layout Note:
Place Resistor close to CPU
with Stub length <200mils.
+1.05V
R262 51/F_4 R262 51/F_4
R266 *51/F_4 R266 *51/F_4
R264 51/F_4 R264 51/F_4
R4 51/F_4 R4 51/F_4
R263 51/F_4 R263 51/F_4
R257 51/F_4 R257 51/F_4
H_RESET#
ITP_TDI
ITP_TDO
ITP_TMS
ITP_BPM#5
ITP_TCK
ITP_TRST#
R25 *51/F_4 R25 *51/F_4
1%
1%
1%
7
+1.05V
352-(&7%8
352-(&7%8
352-(&7%8
4XDQWD&RPSXWHU,QF
4XDQWD&RPSXWHU,QF
4XDQWD&RPSXWHU,QF
Size Document Nu mb e r Rev
Size Document Nu mb e r Rev
Size Document Nu mb e r Rev
Custom
Custom
Custom
Penryn (HOST BUS)
Penryn (HOST BUS)
Penryn (HOST BUS)
Date: Sheet
Date: Sheet
Date: Sheet
33 4 Monday, August 10, 2009
33 4 Monday, August 10, 2009
33 4 Monday, August 10, 2009
of
of
of
8
D3B
D3B
D3B
1
2
3
4
5
6
7
8
AL37
AN37
AP38
B32
C33
D32
E35
E33
F34
G35
F36
H36
J35
L35
N35
K36
R35
U35
P36
V36
W35
AA35
AC35
AB36
AE35
AG35
AJ35
AF36
AL35
AN35
AK36
AP36
B12
B14
C13
D12
D14
E13
F14
F12
G13
H14
H12
J13
K14
K12
L13
L11
M14
N13
N11
K10
P14
P12
R13
R11
T14
U13
U11
V14
V12
W13
W11
P10
V10
Y14
AA13
AA11
AB14
AB12
AC13
AC11
AD14
AB10
AE13
AE11
AF14
AF12
AG13
AG11
AH14
AJ13
AJ11
AF10
AK14
AK12
AL13
AL11
AN13
AN11
AP12
AR13
AR11
AK10
AP10
AU13
AU11
L9
L7
N9
N7
R9
R7
U9
U7
W9
W7
AA9
AA7
AC9
AC7
AE9
AE7
AG9
AG7
AJ9
AJ7
AL9
AL7
AN9
AN7
AR9
AR7
A33
A13
+1.05V
AA25
AA23
AA21
AC25
AC23
AC21
AE25
AE23
AE21
AG25
AG23
AG21
AJ25
AJ23
AJ21
AL25
AL23
AL21
AN25
AN23
AN21
AR25
AR23
AR21
AU25
AU23
AU21
AW25
AW23
AW21
BA25
BA23
BA21
BC25
BC23
BC21
AA19
AA17
AC19
AC17
AE19
AE17
AG19
AG17
AJ19
AJ17
AL19
AL17
AN19
AN17
AR19
AR17
AU19
AU17
AW19
AW17
BA19
BA17
BC19
BC17
AD12
G25
G23
G21
J25
J23
J21
L25
L23
L21
N25
N23
N21
R25
R23
R21
U25
U23
U21
W25
W23
W21
C17
C19
E19
E17
G19
G17
J19
J17
L19
L17
N19
N17
R19
R17
U19
U17
W19
W17
C11
C15
E15
G15
H10
M12
J15
L15
N15
M10
T12
R15
U15
W15
T10
Y12
U14E
U14E
VSS_164
VSS_165
VSS_166
VSS_167
VSS_168
VSS_169
VSS_170
VSS_171
VSS_172
VSS_173
VSS_174
VSS_175
VSS_176
VSS_177
VSS_178
VSS_179
VSS_180
VSS_181
VSS_182
VSS_183
VSS_184
VSS_185
VSS_186
VSS_187
VSS_188
VSS_189
VSS_190
VSS_191
VSS_192
VSS_193
VSS_194
VSS_195
VSS_196
VSS_197
VSS_198
VSS_199
VSS_200
VSS_201
VSS_202
VSS_203
VSS_204
VSS_205
VSS_206
VSS_207
VSS_208
VSS_209
VSS_210
VSS_211
VSS_212
VSS_213
VSS_214
VSS_215
VSS_216
VSS_217
VSS_218
VSS_219
VSS_220
VSS_221
VSS_222
VSS_223
VSS_224
VSS_225
VSS_226
VSS_227
VSS_228
VSS_229
VSS_230
VSS_231
VSS_232
VSS_233
VSS_234
VSS_235
VSS_236
VSS_237
VSS_238
VSS_239
VSS_240
VSS_241
VSS_242
VSS_243
VSS_244
VSS_245
VSS_246
VSS_247
VSS_248
VSS_249
VSS_250
VSS_251
VSS_252
VSS_253
VSS_254
VSS_255
VSS_256
VSS_257
VSS_258
VSS_259
VSS_260
VSS_261
VSS_262
VSS_263
VSS_264
VSS_265
VSS_266
VSS_267
VSS_268
VSS_269
VSS_270
VSS_271
VSS_272
VSS_273
VSS_274
VSS_275
VSS_276
VSS_277
VSS_278
VSS_279
Penryn_SFF_1p0
Penryn_SFF_1p0
VSS_280
VSS_281
VSS_282
VSS_283
VSS_284
VSS_285
VSS_286
VSS_287
VSS_288
VSS_289
VSS_290
VSS_291
VSS_292
VSS_293
VSS_294
VSS_295
VSS_296
VSS_297
VSS_298
VSS_299
VSS_300
VSS_301
VSS_302
VSS_303
VSS_304
VSS_305
VSS_306
VSS_307
VSS_308
VSS_309
VSS_310
VSS_311
VSS_312
VSS_313
VSS_314
VSS_315
VSS_316
VSS_317
VSS_318
VSS_319
VSS_320
VSS_321
VSS_322
VSS_323
VSS_324
VSS_325
VSS_326
VSS_327
VSS_328
VSS_329
VSS_330
VSS_331
VSS_332
VSS_333
VSS_334
VSS_335
VSS_336
VSS_337
VSS_338
VSS_339
VSS_340
VSS_341
VSS_342
VSS_343
VSS_344
VSS_345
VSS_346
VSS_347
VSS_348
VSS_349
VSS_350
VSS_351
VSS_352
VSS_353
VSS_354
VSS_355
VSS_356
VSS_357
VSS_358
VSS_359
VSS_360
VSS_361
VSS_362
VSS_363
VSS_364
VSS_365
VSS_366
VSS_367
VSS_368
VSS_369
VSS_370
VSS_371
VSS_372
VSS_373
VSS_374
VSS_375
VSS_376
VSS_377
VSS_378
VSS_379
VSS_380
VSS_381
VSS_382
VSS_383
VSS_384
VSS_385
VSS_386
VSS_387
VSS_388
VSS_389
VSS_390
VSS_391
VSS_392
VSS_393
VSS_394
VSS_395
AA15
AC15
Y10
AD10
AH12
AE15
AG15
AJ15
AH10
AM12
AL15
AN15
AR15
AM10
AT12
AV12
AW13
AW11
AY12
AU15
AW15
AT10
BA13
BA11
BB12
BC11
BA15
BC15
B6
D6
E9
F6
G9
H6
K8
K6
M8
M6
P8
P6
T8
T6
V8
V6
U5
Y8
Y6
AB8
AB6
AD8
AD6
AF8
AF6
AH8
AH6
AK8
AK6
AM8
AM6
AP8
AP6
AT8
AT6
AU9
AV6
AU7
AW9
AY6
BA9
BB6
BC9
BD6
B4
C3
E3
G3
J3
L3
N3
R3
U3
W3
AA3
AC3
AE3
AG3
AJ3
AL3
AN3
AR3
AU3
AW3
BA3
BC3
D2
E1
G1
AW1
BA1
BB2
A41
A39
A29
A27
A31
A25
A23
A21
A19
A17
A11
A15
A7
A5
A9
BD4
AB42
AD42
AF42
AH42
AK42
AM42
AP42
AY44
AV44
AT42
AV42
AY42
BA43
BB42
AA39
AC39
AD38
AE39
AG39
AH38
AJ39
AL39
AM38
AN39
AR39
AR37
AT38
AU39
AU37
AW39
AW37
BA39
BC41
BD40
BD38
AB34
AD34
AD36
AF34
AH34
AH36
AK34
AM34
AP34
B42
F44
D44
D42
F42
H42
K42
M42
P42
T42
V42
Y42
C39
E39
G37
H38
J39
L39
M38
N39
R39
T38
U39
W39
Y38
B36
H34
D36
K34
M34
M36
P34
T34
V34
T36
Y34
Y36
U14D
U14D
VSS[001]
VSS[002]
VSS[003]
VSS[004]
VSS[005]
VSS[006]
VSS[007]
VSS[008]
VSS[009]
VSS[010]
VSS[011]
VSS[012]
VSS[013]
VSS[014]
VSS[015]
VSS[016]
VSS[017]
VSS[018]
VSS[019]
VSS[020]
VSS[021]
VSS[022]
VSS[023]
VSS[024]
VSS[025]
VSS[026]
VSS[027]
VSS[028]
VSS[029]
VSS[030]
VSS[031]
VSS[032]
VSS[033]
VSS[034]
VSS[035]
VSS[036]
VSS[037]
VSS[038]
VSS[039]
VSS[040]
VSS[041]
VSS[042]
VSS[043]
VSS[044]
VSS[045]
VSS[046]
VSS[047]
VSS[048]
VSS[049]
VSS[050]
VSS[051]
VSS[052]
VSS[053]
VSS[054]
VSS[055]
VSS[056]
VSS[057]
VSS[058]
VSS[059]
VSS[060]
VSS[061]
VSS[062]
VSS[063]
VSS[064]
VSS[065]
VSS[066]
VSS[067]
VSS[068]
VSS[069]
VSS[070]
VSS[071]
VSS[072]
VSS[073]
VSS[074]
VSS[075]
VSS[076]
VSS[077]
VSS[078]
VSS[079]
VSS[080]
VSS[081]
Penryn_SFF_1p0
Penryn_SFF_1p0
VSS[082]
VSS[083]
VSS[084]
VSS[085]
VSS[086]
VSS[087]
VSS[088]
VSS[089]
VSS[090]
VSS[091]
VSS[092]
VSS[093]
VSS[094]
VSS[095]
VSS[096]
VSS[097]
VSS[098]
VSS[099]
VSS[100]
VSS[101]
VSS[102]
VSS[103]
VSS[104]
VSS[105]
VSS[106]
VSS[107]
VSS[108]
VSS[109]
VSS[110]
VSS[111]
VSS[112]
VSS[113]
VSS[114]
VSS[115]
VSS[116]
VSS[117]
VSS[118]
VSS[119]
VSS[120]
VSS[121]
VSS[122]
VSS[123]
VSS[124]
VSS[125]
VSS[126]
VSS[127]
VSS[128]
VSS[129]
VSS[130]
VSS[131]
VSS[132]
VSS[133]
VSS[134]
VSS[135]
VSS[136]
VSS[137]
VSS[138]
VSS[139]
VSS[140]
VSS[141]
VSS[142]
VSS[143]
VSS[144]
VSS[145]
VSS[146]
VSS[147]
VSS[148]
VSS[149]
VSS[150]
VSS[151]
VSS[152]
VSS[153]
VSS[154]
VSS[155]
VSS[156]
VSS[157]
VSS[158]
VSS[159]
VSS[160]
VSS[161]
VSS[162]
VSS[163]
AM36
AR35
AU35
AV34
AW35
AW33
AY34
AT36
AV36
BA33
BC33
BB36
BD36
C27
C29
C31
E29
E27
G29
G27
E31
G31
J29
J27
L29
L27
N29
N27
J31
L31
N31
R29
R27
U29
U27
R31
U31
W29
W27
W31
AA29
AA27
AC29
AC27
AA31
AC31
AE29
AE27
AG29
AG27
AJ29
AJ27
AE31
AG31
AJ31
AL29
AL27
AN29
AN27
AL31
AN31
AR29
AR27
AR31
AU29
AU27
AW29
AW27
AU31
AW31
BA29
BA27
BC29
BC27
BA31
BC31
C21
C23
C25
E25
E23
E21
+1.05V
+VCC_CORE
BD28
BB26
BD26
AB24
AB22
AD24
AD22
AF24
AF22
AH24
AH22
AK24
AK22
AM24
AM22
AP24
AP22
AT24
AT22
AV24
AV22
AY24
AY22
BB24
BB22
BD24
BD22
AB18
AB16
AD18
AD16
AB20
AD20
AF18
AF16
AH18
AH16
AF20
AH20
AK18
AK16
AM18
AM16
AP18
AP16
AK20
AM20
AP20
AT18
AT16
AV18
AV16
AY18
AY16
AT20
AV20
AY20
BB18
BB16
BD18
BD16
BB20
BD20
AM14
AP14
AT14
AV14
AY14
BB14
BD14
AF38
AG37
AK38
B22
B24
D22
D24
F24
F22
H24
H22
K24
K22
M24
M22
P24
P22
T24
T22
V24
V22
Y24
Y22
B16
B18
B20
D16
D18
F18
F16
H18
H16
D20
F20
H20
K18
K16
M18
M16
K20
M20
P18
P16
T18
T16
V18
V16
P20
T20
V20
Y18
Y16
Y20
AJ37
U14F
U14F
VCC_101
VCC_102
VCC_103
VCC_104
VCC_105
VCC_106
VCC_107
VCC_108
VCC_109
VCC_110
VCC_111
VCC_112
VCC_113
VCC_114
VCC_115
VCC_116
VCC_117
VCC_118
VCC_119
VCC_120
VCC_121
VCC_122
VCC_123
VCC_124
VCC_125
VCC_126
VCC_127
VCC_128
VCC_129
VCC_130
VCC_131
VCC_132
VCC_133
VCC_134
VCC_135
VCC_136
VCC_137
VCC_138
VCC_139
VCC_140
VCC_141
VCC_142
VCC_143
VCC_144
VCC_145
VCC_146
VCC_147
VCC_148
VCC_149
VCC_150
VCC_151
VCC_152
VCC_153
VCC_154
VCC_155
VCC_156
VCC_157
VCC_158
VCC_159
VCC_160
VCC_161
VCC_162
VCC_163
VCC_164
VCC_165
VCC_166
VCC_167
VCC_168
VCC_169
VCC_170
VCC_171
VCC_172
VCC_173
VCC_174
VCC_175
VCC_176
VCC_177
VCC_178
VCC_179
VCC_180
VCC_181
VCC_182
VCC_183
VCC_184
VCC_185
VCC_186
VCC_187
VCC_188
VCC_189
VCC_190
VCC_191
VCC_192
VCC_193
VCC_194
VCC_195
VCC_196
VCC_197
VCC_198
VCC_199
VCC_200
VCC_201
VCC_202
VCC_203
VCC_204
VCC_205
VCC_206
VCC_207
VCC_208
VCC_209
VCC_210
VCC_211
VCC_212
VCC_213
VCC_214
VCC_215
VCC_216
VCC_217
VCC_218
VCC_219
VCC_220
VCCP_017
VCCP_018
VCCP_019
VCCP_020
Penryn_SFF_1p0
Penryn_SFF_1p0
VCCP_021
VCCP_022
VCCP_023
VCCP_024
VCCP_025
VCCP_026
VCCP_027
VCCP_028
VCCP_029
VCCP_030
VCCP_031
VCCP_032
VCCP_033
VCCP_034
VCCP_035
VCCP_036
VCCP_037
VCCP_038
VCCP_039
VCCP_040
VCCP_041
VCCP_042
VCCP_043
VCCP_044
VCCP_045
VCCP_046
VCCP_047
VCCP_048
VCCP_049
VCCP_050
VCCP_051
VCCP_052
VCCP_053
VCCP_054
VCCP_055
VCCP_056
VCCP_057
VCCP_058
VCCP_059
VCCP_060
VCCP_061
VCCP_062
VCCP_063
VCCP_064
VCCP_065
VCCP_066
VCCP_067
VCCP_068
VCCP_069
VCCP_070
VCCP_071
VCCP_072
VCCP_073
VCCP_074
VCCP_075
VCCP_076
VCCP_077
VCCP_078
VCCP_079
VCCP_080
VCCP_081
VCCP_082
VCCP_083
VCCP_084
VCCP_085
VCCP_086
VCCP_087
VCCP_088
VCCP_089
VCCP_090
VCCP_091
VCCP_092
VCCP_093
VCCP_094
VCCP_095
VCCP_096
VCCP_097
VCCP_098
VCCP_099
VCCP_100
VCCP_101
VCCP_102
VCCP_103
VCCP_104
VCCP_105
VCCP_106
VCCP_107
VCCP_108
VCCP_109
VCCP_110
VCCP_111
VCCP_112
VCCP_113
VCCP_114
VCCP_115
VCCP_116
VCCP_117
VCCP_118
VCCP_119
VCCP_120
VCCP_121
VCCP_122
VCCP_123
VCCP_124
VCCP_125
VCCP_126
VCCP_127
VCCP_128
VCCP_129
VCCP_130
VCCP_131
VCCP_132
VCCP_133
VCCP_134
VCCP_135
VCCP_136
VCCP_137
VCCP_138
VCCP_139
VCCP_140
VCCP_141
VCCP_142
VCCP_143
VCCP_144
VCCP_145
CPU
A A
B B
C C
D D
+VCC_CORE +VCC_CORE
+VCC_CORE
+VCC_CORE
+VCC_CORE
+1.05V
+
+
C101
C101
330u/2.5V_7343
330u/2.5V_7343
C31
C31
1u/6.3V_4
1u/6.3V_4
C19
C19
1u/6.3V_4
1u/6.3V_4
C75
C75
1u/6.3V_4
1u/6.3V_4
AA33
AB32
AC33
AD32
AE33
AF32
AG33
AH32
AK32
AM32
AN33
AP32
AR33
AT34
AT32
AU33
AV32
AY32
BB32
BD32
AB30
F32
G33
H32
J33
K32
L33
M32
N33
P32
R33
T32
U33
V32
W33
Y32
AJ33
AL33
B28
B30
B26
D28
D30
F30
F28
H30
H28
D26
F26
H26
K30
K28
M30
M28
K26
M26
P30
P28
T30
T28
V30
V28
P26
T26
V26
Y30
Y28
U14C
U14C
VCC[001]
VCC[002]
VCC[003]
VCC[004]
VCC[005]
VCC[006]
VCC[007]
VCC[008]
VCC[009]
VCC[010]
VCC[011]
VCC[012]
VCC[013]
VCC[014]
VCC[015]
VCC[016]
VCC[017]
VCC[018]
VCC[019]
VCC[020]
VCC[021]
VCC[022]
VCC[023]
VCC[024]
VCC[025]
VCC[026]
VCC[027]
VCC[028]
VCC[029]
VCC[030]
VCC[031]
VCC[032]
VCC[033]
VCC[034]
VCC[035]
VCC[036]
VCC[037]
VCC[038]
VCC[039]
VCC[040]
VCC[041]
VCC[042]
VCC[043]
VCC[044]
VCC[045]
VCC[046]
VCC[047]
VCC[048]
VCC[049]
VCC[050]
VCC[051]
VCC[052]
VCC[053]
VCC[054]
VCC[055]
VCC[056]
VCC[057]
VCC[058]
VCC[059]
VCC[060]
VCC[061]
VCC[062]
VCC[063]
VCC[064]
VCC[065]
VCC[066]
VCC[067]
Penryn_SFF_1p0
Penryn_SFF_1p0
C40
C40
10u/6.3V_8
10u/6.3V_8
C46
C46
1u/6.3V_4
1u/6.3V_4
C71
C71
1u/6.3V_4
1u/6.3V_4
C36
C36
1u/6.3V_4
1u/6.3V_4
VCC[068]
VCC[069]
VCC[070]
VCC[071]
VCC[072]
VCC[073]
VCC[074]
VCC[075]
VCC[076]
VCC[077]
VCC[078]
VCC[079]
VCC[080]
VCC[081]
VCC[082]
VCC[083]
VCC[084]
VCC[085]
VCC[086]
VCC[087]
VCC[088]
VCC[089]
VCC[090]
VCC[091]
VCC[092]
VCC[093]
VCC[094]
VCC[095]
VCC[096]
VCC[097]
VCC[098]
VCC[099]
VCC[100]
VCCP_001
VCCP_002
VCCP_003
VCCP_004
VCCP_005
VCCP_006
VCCP_007
VCCP_008
VCCP_009
VCCP_010
VCCP_011
VCCP_012
VCCP_013
VCCP_014
VCCP_015
VCCP_016
VCCA[01]
VCCA[02]
VCCSENSE
VSSSENSE
C17
C17
10u/6.3V_8
10u/6.3V_8
C32
C32
1u/6.3V_4
1u/6.3V_4
C45
C45
1u/6.3V_4
1u/6.3V_4
C52
C52
1u/6.3V_4
1u/6.3V_4
VID[0]
VID[1]
VID[2]
VID[3]
VID[4]
VID[5]
VID[6]
AB28
AD30
AD28
Y26
AB26
AD26
AF30
AF28
AH30
AH28
AF26
AH26
AK30
AK28
AM30
AM28
AP30
AP28
AK26
AM26
AP26
AT30
AT28
AV30
AV28
AY30
AY28
AT26
AV26
AY26
BB30
BB28
BD30
J11
E11
G11
J37
K38
L37
N37
P38
R37
U37
V38
W37
AA37
AB38
AC37
AE37
B34
D34
BD8
BC7
BB10
BB8
BC5
BB4
AY4
BD12
BC13
C67
C67
1u/6.3V_4
1u/6.3V_4
C76
C76
1u/6.3V_4
1u/6.3V_4
C26
C26
1u/6.3V_4
1u/6.3V_4
C23
C23
10u/6.3V_8
10u/6.3V_8
18A (VCC PLANE)
4.5A (VCC PLANE)
H_VID0 [26]
H_VID1 [26]
H_VID2 [26]
H_VID3 [26]
H_VID4 [26]
H_VID5 [26]
H_VID6 [26]
C41
C41
C61
C61
10u/6.3V_8
10u/6.3V_8
10u/6.3V_8
10u/6.3V_8
C78
C78
C65
C65
1u/6.3V_4
1u/6.3V_4
1u/6.3V_4
1u/6.3V_4
C47
C47
C13
C13
1u/6.3V_4
1u/6.3V_4
1u/6.3V_4
1u/6.3V_4
C18
C18
C70
C70
1u/6.3V_4
1u/6.3V_4
1u/6.3V_4
1u/6.3V_4
F3B
C72
C72
1u/6.3V_4
1u/6.3V_4
C21
C21
1u/6.3V_4
1u/6.3V_4
C64
C64
1u/6.3V_4
1u/6.3V_4
+VCC_CORE
C42
C42
10u/6.3V_8
10u/6.3V_8
+1.05V
1 2
+
+
C30
C30
1u/6.3V_4
1u/6.3V_4
C68
C68
1u/6.3V_4
1u/6.3V_4
C63
C63
1u/6.3V_4
1u/6.3V_4
C342
C342
*220u/2.5V_3528
*220u/2.5V_3528
0.13A (20mils)
+VCCA_PROC
R256
R256
100/F_4
100/F_4
R255
R255
100/F_4
100/F_4
C60
C60
C25
C25
10u/6.3V_8
10u/6.3V_8
10u/6.3V_8
10u/6.3V_8
C12
C12
C73
C73
1u/6.3V_4
1u/6.3V_4
1u/6.3V_4
1u/6.3V_4
C77
C77
C74
C74
1u/6.3V_4
1u/6.3V_4
1u/6.3V_4
1u/6.3V_4
C22
C22
C43
C43
1u/6.3V_4
1u/6.3V_4
1u/6.3V_4
1u/6.3V_4
C24
C24
10u/6.3V_8
10u/6.3V_8
C343
C343
0.01u/25V_4
0.01u/25V_4
C14
C14
10u/6.3V_8
10u/6.3V_8
C29
C29
1u/6.3V_4
1u/6.3V_4
C66
C66
1u/6.3V_4
1u/6.3V_4
C28
C28
1u/6.3V_4
1u/6.3V_4
F3B
R279 *short_6 R279 *short_6
C344
C344
10u/6.3V_8
10u/6.3V_8
VCCSENSE [26]
VSSSENSE [26]
C62
C62
10u/6.3V_8
10u/6.3V_8
C15
C15
1u/6.3V_4
1u/6.3V_4
C16
C16
1u/6.3V_4
1u/6.3V_4
C48
C48
1u/6.3V_4
1u/6.3V_4
C20
C20
10u/6.3V_8
10u/6.3V_8
+1.5V
352-(&7%8
352-(&7%8
352-(&7%8
4XDQWD&RPSXWHU,QF
4XDQWD&RPSXWHU,QF
4XDQWD&RPSXWHU,QF
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Custom
Custom
Custom
Penryn (POWER/NC)
Penryn (POWER/NC)
1
2
3
4
5
6
http://hobi-elektronika.net
1%
1%
1%
7
Penryn (POWER/NC)
Date: Sheet
Date: Sheet
Date: Sheet
43 4 Monday, August 10, 2009
43 4 Monday, August 10, 2009
43 4 Monday, August 10, 2009
8
D3B
D3B
D3B
of
of
of
1
2
3
4
5
6
7
8
GS45
U15A
H_D#[0..63] [3]
A A
+1.05V_VCCP_GMCH
R50
R50
221/F_4
221/F_4
H_SWING
R53
R53
100/F_4
100/F_4
B B
Layout Note:
H_RCOMP trace should be
10-mil wide with 20-mil spacing.
R47 24.9/F_4 R47 24.9/F_4
C C
+1.05V_VCCP_GMCH
R63
R63
1K/F_4
1K/F_4
R67
R67
2K/F_4
D D
2K/F_4
C132
C132
0.1u/10V_4
0.1u/10V_4
H_RCOMP
H_RESET# [3]
H_CPUSLP# [3]
H_D#[0..63]
F3B
H_AVREF
R68
R68
*short_4
*short_4
H_DVREF
H_D#0
H_D#1
H_D#2
H_D#3
H_D#4
H_D#5
H_D#6
H_D#7
H_D#8
H_D#9
H_D#10
H_D#11
H_D#12
H_D#13
H_D#14
H_D#15
H_D#16
H_D#17
H_D#18
H_D#19
H_D#20
H_D#21
H_D#22
H_D#23
H_D#24
H_D#25
H_D#26
H_D#27
H_D#28
H_D#29
H_D#30
H_D#31
H_D#32
H_D#33
H_D#34
H_D#35
H_D#36
H_D#37
H_D#38
H_D#39
H_D#40
H_D#41
H_D#42
H_D#43
H_D#44
H_D#45
H_D#46
H_D#47
H_D#48
H_D#49
H_D#50
H_D#51
H_D#52
H_D#53
H_D#54
H_D#55
H_D#56
H_D#57
H_D#58
H_D#59
H_D#60
H_D#61
H_D#62
H_D#63
H_SWING
H_RCOMP
U15A
J7
H6
L11
J3
H4
G3
K10
K12
L1
M10
M6
N11
L7
K6
M4
K4
P6
W9
V6
V2
P10
W7
N9
P4
U9
V4
U1
W3
V10
U7
W11
U11
AC11
AC9
Y4
Y10
AB6
AA9
AB10
AA1
AC3
AC7
AD12
AB4
Y6
AD10
AA11
AB2
AD4
AE7
AD2
AD6
AE3
AG9
AG7
AE11
AK6
AF6
AJ9
AH6
AF12
AH4
AJ7
AE9
B6
D4
J11
G9
L17
K18
CANTIGASFF_1p0
CANTIGASFF_1p0
H_D#_0
H_D#_1
H_D#_2
H_D#_3
H_D#_4
H_D#_5
H_D#_6
H_D#_7
H_D#_8
H_D#_9
H_D#_10
H_D#_11
H_D#_12
H_D#_13
H_D#_14
H_D#_15
H_D#_16
H_D#_17
H_D#_18
H_D#_19
H_D#_20
H_D#_21
H_D#_22
H_D#_23
H_D#_24
H_D#_25
H_D#_26
H_D#_27
H_D#_28
H_D#_29
H_D#_30
H_D#_31
H_D#_32
H_D#_33
H_D#_34
H_D#_35
H_D#_36
H_D#_37
H_D#_38
H_D#_39
H_D#_40
H_D#_41
H_D#_42
H_D#_43
H_D#_44
H_D#_45
H_D#_46
H_D#_47
H_D#_48
H_D#_49
H_D#_50
H_D#_51
H_D#_52
H_D#_53
H_D#_54
H_D#_55
H_D#_56
H_D#_57
H_D#_58
H_D#_59
H_D#_60
H_D#_61
H_D#_62
H_D#_63
H_SWING
H_RCOMP
H_CPURST#
H_CPUSLP#
H_AVREF
H_DVREF
H_ADSTB#_0
H_ADSTB#_1
HOST
HOST
H_DSTBN#_0
H_DSTBN#_1
H_DSTBN#_2
H_DSTBN#_3
H_DSTBP#_0
H_DSTBP#_1
H_DSTBP#_2
H_DSTBP#_3
H_A#_3
H_A#_4
H_A#_5
H_A#_6
H_A#_7
H_A#_8
H_A#_9
H_A#_10
H_A#_11
H_A#_12
H_A#_13
H_A#_14
H_A#_15
H_A#_16
H_A#_17
H_A#_18
H_A#_19
H_A#_20
H_A#_21
H_A#_22
H_A#_23
H_A#_24
H_A#_25
H_A#_26
H_A#_27
H_A#_28
H_A#_29
H_A#_30
H_A#_31
H_A#_32
H_A#_33
H_A#_34
H_A#_35
H_ADS#
H_BNR#
H_BPRI#
H_BREQ#
H_DEFER#
H_DBSY#
HPLL_CLK
HPLL_CLK#
H_DPWR#
H_DRDY#
H_HIT#
H_HITM#
H_LOCK#
H_TRDY#
H_DINV#_0
H_DINV#_1
H_DINV#_2
H_DINV#_3
H_REQ#_0
H_REQ#_1
H_REQ#_2
H_REQ#_3
H_REQ#_4
H_RS#_0
H_RS#_1
H_RS#_2
L15
B14
C15
D12
F14
G17
B12
J15
D16
C17
D14
K16
F16
B16
C21
D18
J19
J21
B18
D22
G19
J17
L21
L19
G21
D20
K22
F18
K20
F20
F22
B20
A19
F10
A15
C19
C9
B8
C11
E5
D6
AH10
AJ11
G11
H2
C7
F8
A11
D8
L9
N7
AA7
AG3
K2
N3
AA3
AF4
L3
M2
Y2
AF2
J13
L13
C13
G13
G15
F4
F2
G7
H_A#3
H_A#4
H_A#5
H_A#6
H_A#7
H_A#8
H_A#9
H_A#10
H_A#11
H_A#12
H_A#13
H_A#14
H_A#15
H_A#16
H_A#17
H_A#18
H_A#19
H_A#20
H_A#21
H_A#22
H_A#23
H_A#24
H_A#25
H_A#26
H_A#27
H_A#28
H_A#29
H_A#30
H_A#31
H_A#32
H_A#33
H_A#34
H_A#35
http://hobi-elektronika.net
1
2
3
4
5
H_A#[3..35]
6
H_A#[3..35] [3]
H_ADS# [3]
H_ADSTB#0 [3]
H_ADSTB#1 [3]
H_BNR# [3]
H_BPRI# [3]
H_BR0# [3]
H_DEFER# [3]
H_DBSY# [3]
CLK_MCH_BCLK [2]
CLK_MCH_BCLK# [2]
H_DPWR# [3]
H_DRDY# [3]
H_HIT# [3]
H_HITM# [3]
H_LOCK# [3]
H_TRDY# [3]
H_DINV#0 [3]
H_DINV#1 [3]
H_DINV#2 [3]
H_DINV#3 [3]
H_DSTBN#0 [3]
H_DSTBN#1 [3]
H_DSTBN#2 [3]
H_DSTBN#3 [3]
H_DSTBP#0 [3]
H_DSTBP#1 [3]
H_DSTBP#2 [3]
H_DSTBP#3 [3]
H_REQ#0 [3]
H_REQ#1 [3]
H_REQ#2 [3]
H_REQ#3 [3]
H_REQ#4 [3]
H_RS#0 [3]
H_RS#1 [3]
H_RS#2 [3]
1%
1%
1%
352-(&7%8
352-(&7%8
352-(&7%8
4XDQWD&RPSXWHU,QF
4XDQWD&RPSXWHU,QF
4XDQWD&RPSXWHU,QF
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Custom
Custom
Custom
Date: Sheet of
Date: Sheet of
Date: Sheet of
7
GANTIGA HOST(1/6)
GANTIGA HOST(1/6)
GANTIGA HOST(1/6)
53 4 Monday, August 10, 2009
53 4 Monday, August 10, 2009
53 4 Monday, August 10, 2009
8
D3B
D3B
D3B
1
A A
Layout Note:
Location of all MCH_CFG strap
resistors needs to be close to
minmize stub.
MCH_BSEL0 [2]
MCH_BSEL1 [2]
MCH_BSEL2 [2]
MCH_CFG5 [11]
MCH_CLVREF
SMRCOMPP
SMRCOMPN
1
DELAY_VR_PW RGOOD [3,14,26]
MCH_CFG6 [11]
MCH_CFG7 [11]
MCH_CFG9 [11]
MCH_CFG10 [11]
MCH_CFG12 [11]
MCH_CFG13 [11]
MCH_CFG16 [11]
MCH_CFG19 [11]
MCH_CFG20 [11]
PM_SYNC# [14]
H_DPRSTP# [3,12,26]
PM_EXTTS#0 [16]
PM_EXTTS#1 [16]
PCI_PLTRST# [13]
PM_THRMTRIP# [3,12]
DPRSLPVR [14,26]
C243
C243
0.1u/10V_4
0.1u/10V_4
R90 80.6/F_4 R90 80.6/F_4
R115 80.6/F_4 R115 80.6/F_4
+1.05V
R127
R127
1K/F_4
1K/F_4
R128
R128
511/F_6
511/F_6
R65 100_4 R65 100_4
R280 *0_4 R280 *0_4
+1.5VSUS_GMCH
B B
C C
Check list note : CL_REF=0.35V
(15mils)
D D
2
U15B
U15B
J43
RSVD1
L43
RSVD2
J41
RSVD3
L41
RSVD4
AN11
RSVD5
AM10
RSVD6
AK10
RSVD7
AL11
RSVD8
F12
RSVD9
C27
RSVD14
D30
RSVD15
J9
RSVD17
AW42
RSVD20
BB20
RSVD22
BE19
RSVD23
BF20
RSVD24
BF18
RSVD25
T22T2 2
T18T1 8
T17T1 7
T23T2 3
T15T1 5
T14T1 4
T13T1 3
T9T9
T11T1 1
T12T1 2
T10T1 0
T16T1 6
AN45
ME_JTAG_TCK
AP44
ME_JTAG_TDI
AT44
ME_JTAG_TDO
AN47
ME_JTAG_TMS
K26
CFG_0
G23
CFG_1
G25
MCH_CFG3
MCH_CFG4
MCH_CFG5
MCH_CFG6
MCH_CFG7
MCH_CFG8
MCH_CFG9
MCH_CFG10
MCH_CFG11
MCH_CFG12
MCH_CFG13
MCH_CFG14
MCH_CFG15
MCH_CFG16
MCH_CFG17
MCH_CFG18
MCH_CFG19
MCH_CFG20
PM_EXTTS#0
PM_EXTTS#1
RSTIN#_MCH
CFG_2
J25
CFG_3
L25
CFG_4
L27
CFG_5
F24
CFG_6
D24
CFG_7
D26
CFG_8
J23
CFG_9
B26
CFG_10
A23
CFG_11
C23
CFG_12
B24
CFG_13
B22
CFG_14
K24
CFG_15
C25
CFG_16
L23
CFG_17
L33
CFG_18
K32
CFG_19
K34
CFG_20
J35
PM_SYNC#
F6
PM_DPRSTP#
J39
PM_EXT_TS#_0
L39
PM_EXT_TS#_1
AY39
PWROK
BB18
RSTIN#
K28
THERMTRIP#
K36
DPRSLPVR
A7
NC_1
A49
NC_2
A52
NC_3
A54
NC_4
B54
NC_5
D55
NC_6
G55
NC_7
BE55
NC_8
BH55
NC_9
BK55
NC_10
BK54
NC_11
BL54
NC_12
BL52
NC_13
BL49
NC_14
BL7
NC_15
BL4
NC_16
BL2
NC_17
BK2
NC_18
BK1
NC_19
BH1
NC_20
BE1
NC_21
G1
NC_22
CANTIGASFF_1p0
CANTIGASFF_1p0
SM_VREF.Default use voltage divider for poor layout cause +SMDDR_VREF not
meet spec.And Intel circuit PU/PD is 1K,But Check list PU/PD is 10K.
+1.5VSUS_GMCH
2
CFG RSVD
CFG RSVD
PM
PM
NC
NC
(20mils)
SMDDR_VREF
R100 1K/F_4 R100 1K/F_4
3
BB32
SA_CK_0
BA25
SA_CK_1
BA33
SB_CK_0
BA23
SB_CK_1
BA31
SA_CK#_0
BC25
SA_CK#_1
BC33
SB_CK#_0
BB24
SB_CK#_1
BC35
SA_CKE_0
BE33
SA_CKE_1
BE37
SB_CKE_0
BC37
SB_CKE_1
BK18
SA_CS#_0
BK16
SA_CS#_1
BE23
SB_CS#_0
BC19
SB_CS#_1
BJ17
SA_ODT_0
BJ19
SA_ODT_1
BC17
SB_ODT_0
BE17
SB_ODT_1
SM_RCOMP
SM_RCOMP#
SM_RCOMP_VOH
SM_RCOMP_VOL
SM_VREF
SM_PWROK
SM_REXT
SM_DRAMRST#
DPLL_REF_CLK
DDR CLK/ CONTROL/COMPENSATION
DDR CLK/ CONTROL/COMPENSATION
DPLL_REF_CLK#
DPLL_REF_SSCLK
DPLL_REF_SSCLK#
PEG_CLK
PEG_CLK#
CLK
CLK
DMI_RXN_0
DMI_RXN_1
DMI_RXN_2
DMI_RXN_3
DMI_RXP_0
DMI_RXP_1
DMI_RXP_2
DMI_RXP_3
DMI_TXN_0
DMI_TXN_1
DMI_TXN_2
DMI_TXN_3
DMI_TXP_0
DMI_TXP_1
DMI_TXP_2
DMI_TXP_3
DMI
DMI
GFX_VID_0
GFX_VID_1
GFX_VID_2
GFX_VID_3
GFX_VID_4
GFX_VR_EN
GRAPHICS VID
GRAPHICS VID
CL_DATA
CL_PWROK
CL_RST#
CL_VREF
ME
ME
DDPC_CTRLCLK
DDPC_CTRLDATA
SDVO_CTRLCLK
SDVO_CTRLDATA
CLKREQ#
ICH_SYNC#
MISC
MISC
HDA_BCLK
HDA_RST#
HDA_SDI
HDA_SDO
HDA_SYNC
HDA
HDA
R120
R120
10K/F_4
10K/F_4
BL25
BK26
BK32
BL31
BC51
AY37
BH20
BA37
B42
D42
B50
D50
R49
P50
AG55
AL49
AH54
AL47
AG53
AK50
AH52
AL45
AG49
AJ49
AJ47
AG47
AF50
AH50
AJ45
AG45
G33
G37
F38
F36
G35
G39
AK52
CL_CLK
AK54
AW40
AL53
AL55
F34
F32
B38
A37
C31
K42
D10
TSATN#
C29
B30
D28
A27
B28
R123 *0_6 R123 *0_6
R125 10K/F_4 R125 10K/F_4
SM_RCOMP_VOH
R101
R101
C195
C195
3.01K/F_4
3.01K/F_4
0.01u/25V_4
0.01u/25V_4
SM_RCOMP_VOL
R104
R104
C198
C198
1K/F_4
1K/F_4
0.01u/25V_4
0.01u/25V_4
3
SMRCOMPP
SMRCOMPN
SM_RCOMP_VOH
SM_RCOMP_VOL
SMDDR_VREF
SM_PWROK
SM_REXT
D3B
MCH_CLVREF
DDPC_CTRLCLK
DDPC_CTRLDATA
SDVO_CTRLCLK
SDVO_CTRLDATA
CLK_3GPLLREQ#
TSATN#
ICH_AZ_HDMI_SDIN1_R
+SMDDR_VREF
+1.5VSUS_GMCH
C204
C204
2.2u/6.3V_6
2.2u/6.3V_6
C196
C196
2.2u/6.3V_6
2.2u/6.3V_6
M_CLK_DDR0 [16]
M_CLK_DDR1 [16]
M_CLK_DDR2 [16]
M_CLK_DDR3 [16]
M_CLK_DDR#0 [16]
M_CLK_DDR#1 [16]
M_CLK_DDR#2 [16]
M_CLK_DDR#3 [16]
M_CKE0 [16]
M_CKE1 [16]
M_CKE2 [16]
M_CKE3 [16]
M_CS#0 [16]
M_CS#1 [16]
M_CS#2 [16]
M_CS#3 [16]
M_ODT0 [16]
M_ODT1 [16]
M_ODT2 [16]
M_ODT3 [16]
DDR3_DRAMRST# [16]
MCH_DREFCLK [2]
MCH_DREFCLK# [2]
DREF_SSCLK [2]
DREF_SSCLK# [2]
CLK_MCH_3GPLL [2]
CLK_MCH_3GPLL# [2]
DMI_MRX _ITX_N0 [13]
DMI_MRX _ITX_N1 [13]
DMI_MRX _ITX_N2 [13]
DMI_MRX _ITX_N3 [13]
DMI_MRX_ITX_P0 [13]
DMI_MRX_ITX_P1 [13]
DMI_MRX_ITX_P2 [13]
DMI_MRX_ITX_P3 [13]
DMI_MTX_ IRX_N0 [13]
DMI_MTX_ IRX_N1 [13]
DMI_MTX_ IRX_N2 [13]
DMI_MTX_ IRX_N3 [13]
DMI_MTX_IRX_P0 [13]
DMI_MTX_IRX_P1 [13]
DMI_MTX_IRX_P2 [13]
DMI_MTX_IRX_P3 [13]
GPU_VID0 [30]
GPU_VID1 [30]
GPU_VID2 [30]
GPU_VID3 [30]
GPU_VID4 [30]
GFX_VR_EN [30]
CL_CLK0 [14]
CL_DATA0 [14]
MPWROK [14,22]
ICH_CL_RST0# [14]
DDPC_CTRLCLK [11]
DDPC_CTRLDATA [11]
SDVO_CTRLCLK [18]
SDVO_CTRLDATA [18]
CLK_3GPLLREQ# [2]
MCH_ICH_SYNC# [14]
ICH_AZ_HDMI_BITCLK [12]
ICH_AZ_HDMI_RST# [12]
ICH_AZ_HDMI_SDOUT [12]
ICH_AZ_HDMI_SYNC [12]
4
5
close to chipset
INT_TXL CLKOU T-
C350
C350
*100p/50V_4
*100p/50V_4
INT_TXL CLKOU T+
BOI
CRT_BLUE [17]
CRT_GREEN [17]
CRT_RED [17]
CRT_DDCCLK [17]
CRT_DDCDAT [17]
CRT_HSYNC [17]
CRT_VSYNC [17]
SDVO=>Port B
DDPC=>Port C
R283 HM@33_4 R283 HM@33_4
<Checklist ver0.8>
If TSATN# is not used, then it must be terminated
with a 56-ȍ pull-up resistor to VCCP.
TSATN#
PM_EXTTS#0
PM_EXTTS#1
CLK_3GPLLREQ#
SM_REXT
SM_PWROK only for DDR3.(DDR2 PD only)
B1A
HWPG_1.5V [22,27]
http://hobi-elektronika.net
4
ICH_AZ_HDMI_SDIN1 [12]
F3B
R378 *short_4 R378 *short_4
+1.05V
5
+3V
+3VPCU
2
1
R57 56_4 R57 56_4
R113 10K_4 R113 10K_4 R96 75/ F_4 R96 75/F_4
R103 10K_4 R103 10K_4 R83 75/ F_4 R83 75/F_4
R94 10K_4 R94 10K_4
R79 499/F_4 R79 499/F_4
INT_LVDS_PWM [17]
INT_LVDS_BLON [17]
LCD_DDCCLK [17]
LCD_DDCDAT [17]
INT_LVDS_DIGON [17]
INT_TXL CLKOU T- [17]
INT_TXL CLKOU T+ [17]
INT_TXLOUT0- [17]
INT_TXLOUT1- [17]
INT_TXLOUT2- [17]
INT_TXLOUT0+ [17]
INT_TXLOUT1+ [17]
INT_TXLOUT2+ [17]
R281 30.1/F_4 R281 30.1/F_4
R282 30.1/F_4 R282 30.1/F_4
U22
U22
4
3 5
TC7SH08FU(F)
TC7SH08FU(F)
6
U15C
U15C
D38
L_BKLT_CTRL
C37
L_CTRL_CLK
L_CTRL_DATA
LVDS_IBG
T21T2 1
INT_TXL CLKOU TINT_TXL CLKOU T+
INT_TXL OUT0INT_TXL OUT1INT_TXL OUT2INT_TXL OUT3-
T20T2 0
INT_TXL OUT0+
INT_TXL OUT1+
INT_TXL OUT2+
INT_TXL OUT3+
T19T1 9
INT_TV_ COMP
INT_TV_ Y/G
INT_TV_ C/R
CRT_BLUE PEG_TXP0
CRT_GREEN
CRT_RED
CRT_DDCCLK
CRT_DDCDAT
HSYNC
CRT_IREF
VSYNC
CRT setting
DDR3_POWER_OK
K38
L37
J37
L35
B36
F50
H46
P44
K46
D46
B46
D44
B44
G45
F46
G41
C45
F44
G47
F40
A45
B40
A41
F42
D48
D40
C41
G43
B48
J27
E27
G27
F26
B34
D34
J29
G29
F30
E29
D36
C35
J33
D32
G31
R116 12K/F_4 R116 12K/F_4
L_BKLT_EN
L_CTRL_CLK
L_CTRL_DATA
L_DDC_CLK
L_DDC_DATA
L_VDD_EN
LVDS_IBG
LVDS_VBG
LVDS_VREFH
LVDS_VREFL
LVDSA_CLK#
LVDSA_CLK
LVDSB_CLK#
LVDSB_CLK
LVDSA_DATA#_0
LVDSA_DATA#_1
LVDSA_DATA#_2
LVDSA_DATA#_3
LVDSA_DATA_0
LVDSA_DATA_1
LVDSA_DATA_2
LVDSA_DATA_3
LVDSB_DATA#_0
LVDSB_DATA#_1
LVDSB_DATA#_2
LVDSB_DATA#_3
LVDSB_DATA_0
LVDSB_DATA_1
LVDSB_DATA_2
LVDSB_DATA_3
TVA_DAC
TVB_DAC
TVC_DAC
TVA_RTN
TV_DCONSEL_0
TV_DCONSEL_1
CRT_BLUE
CRT_GREEN
CRT_RED
CRT_IRTN
CRT_DDC_CLK
CRT_DDC_DATA
CRT_HSYNC
CRT_TVO_IREF
CRT_VSYNC
CANTIGASFF_1p0
CANTIGASFF_1p0
CRT_BLUE
CRT_GREEN
CRT_RED
CRT_IREF
INT_TV_ COMP
INT_TV_ Y/G
INT_TV_ C/R
6
R74 150/ F_4 R74 150/F_4
R78 150/ F_4 R78 150/F_4
R80 150/ F_4 R80 150/F_4
R98 1K/F_4 R98 1K/F_4
R95 75/ F_4 R95 75/F_4
SM_PWROK
R117
R117
10K/F_6
10K/F_6
PEG_COMPI
PEG_COMPO
PEG_RX#_0
PEG_RX#_1
PEG_RX#_2
PEG_RX#_3
PEG_RX#_4
PEG_RX#_5
PEG_RX#_6
PEG_RX#_7
PEG_RX#_8
PEG_RX#_9
LVDS
LVDS
PEG_RX#_10
PEG_RX#_11
PEG_RX#_12
PEG_RX#_13
PEG_RX#_14
PEG_RX#_15
PEG_RX_0
PEG_RX_1
PEG_RX_2
PEG_RX_3
PEG_RX_4
PEG_RX_5
PEG_RX_6
PEG_RX_7
PEG_RX_8
PEG_RX_9
PEG_RX_10
PEG_RX_11
PEG_RX_12
PEG_RX_13
PEG_RX_14
PEG_RX_15
PEG_TX#_0
PEG_TX#_1
TV
TV
PEG_TX#_2
PEG_TX#_3
PEG_TX#_4
PEG_TX#_5
PEG_TX#_6
PEG_TX#_7
PEG_TX#_8
PEG_TX#_9
PEG_TX#_10
PEG_TX#_11
PCI-EXPRESS GRAPHICS
PCI-EXPRESS GRAPHICS
PEG_TX#_12
PEG_TX#_13
PEG_TX#_14
PEG_TX#_15
PEG_TX_0
PEG_TX_1
PEG_TX_2
PEG_TX_3
VGA
VGA
PEG_TX_4
PEG_TX_5
PEG_TX_6
PEG_TX_7
PEG_TX_8
PEG_TX_9
PEG_TX_10
PEG_TX_11
PEG_TX_12
PEG_TX_13
PEG_TX_14
PEG_TX_15
7
PEG_COMP
PEG_RXP3
PEG_TXN0
PEG_TXN1
PEG_TXN2
PEG_TXN3
PEG_TXP1
PEG_TXP2
PEG_TXP3
R110 49.9/F_4 R110 49.9/F_4
F3B
R134 *s hort_4 R134 *short_4
C238 HM@0.1u/10V_4 C238 HM@0.1u/10V_4
C235 HM@0.1u/10V_4 C235 HM@0.1u/10V_4
C240 HM@0.1u/10V_4 C240 HM@0.1u/10V_4
C241 HM@0.1u/10V_4 C241 HM@0.1u/10V_4
C237 HM@0.1u/10V_4 C237 HM@0.1u/10V_4
C236 HM@0.1u/10V_4 C236 HM@0.1u/10V_4
C239 HM@0.1u/10V_4 C239 HM@0.1u/10V_4
C242 HM@0.1u/10V_4 C242 HM@0.1u/10V_4
U45
T44
D52
G49
K54
H50
M52
N49
P54
V46
Y50
V52
W49
AB54
AD46
AC55
AE49
AF54
E51
F48
J55
J49
M54
M50
P52
U47
AA49
V54
V50
AB52
AC47
AC53
AD50
AF52
L47
F52
P46
H54
L55
T46
R53
U49
T54
Y46
AB46
W53
Y54
AC49
AF46
AD54
J47
F54
N47
H52
L53
R47
R55
T50
T52
W47
AA47
W55
Y52
AB50
AE47
AD52
+1.05V_VCC_PEG
8
HDMI Port B
PORT-B_HPD# [18]
TMDSB_DATA2# [18]
TMDSB_DATA1# [18]
TMDSB_DATA0# [18]
TMDSB_CLK# [18]
TMDSB _DATA 2 [18 ]
TMDSB _DATA 1 [18 ]
TMDSB _DATA 0 [18 ]
TMDSB_CLK [18]
LVDS setting
+3V
L_CTRL_CLK
L_CTRL _DATA
LVDS_IBG
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Custom
Custom
Custom
1%
1%
1%
Date: Sheet of
Date: Sheet of
7
Date: Sheet of
R290 10K_4 R290 10K_4
R287 10K_4 R287 10K_4
R119 2.37K/F_4 R119 2.37K/F_4
352-(&7%8
352-(&7%8
352-(&7%8
4XDQWD&RPSXWHU,QF
4XDQWD&RPSXWHU,QF
4XDQWD&RPSXWHU,QF
GANTIGA VGA/DMI(2/6)
GANTIGA VGA/DMI(2/6)
GANTIGA VGA/DMI(2/6)
63 4 Monday, August 10, 2009
63 4 Monday, August 10, 2009
63 4 Monday, August 10, 2009
8
D3B
D3B
D3B
1
A A
2
3
4
5
6
7
8
M_A_DQ[63:0] [16] M_B_DQ[63:0] [16]
B B
C C
M_A_DQ0
M_A_DQ1
M_A_DQ2
M_A_DQ3
M_A_DQ4
M_A_DQ5
M_A_DQ6
M_A_DQ7
M_A_DQ8
M_A_DQ9
M_A_DQ10
M_A_DQ11
M_A_DQ12
M_A_DQ13
M_A_DQ14
M_A_DQ15
M_A_DQ16
M_A_DQ17
M_A_DQ18
M_A_DQ19
M_A_DQ20
M_A_DQ21
M_A_DQ22
M_A_DQ23
M_A_DQ24
M_A_DQ25
M_A_DQ26
M_A_DQ27
M_A_DQ28
M_A_DQ29
M_A_DQ30
M_A_DQ31
M_A_DQ32
M_A_DQ33
M_A_DQ34
M_A_DQ35
M_A_DQ36
M_A_DQ37
M_A_DQ38
M_A_DQ39
M_A_DQ40
M_A_DQ41
M_A_DQ42
M_A_DQ43
M_A_DQ44
M_A_DQ45
M_A_DQ46
M_A_DQ47
M_A_DQ48
M_A_DQ49
M_A_DQ50
M_A_DQ51
M_A_DQ52
M_A_DQ53
M_A_DQ54
M_A_DQ55
M_A_DQ56
M_A_DQ57
M_A_DQ58
M_A_DQ59
M_A_DQ60
M_A_DQ61
M_A_DQ62
M_A_DQ63
AP46
AU47
AT46
AU49
AR45
AN49
AV50
AP50
AW47
BD50
AW49
BA49
BC49
AV46
BA47
AY50
BF46
BC47
BF50
BF48
BC43
BE49
BA43
BE47
BF42
BC39
BF44
BF40
BB40
BE43
BF38
BE41
BA15
BE11
BE15
BF14
BB14
BC15
BE13
BF16
BF10
BC11
BG7
BC7
BC9
BD6
BF12
AV6
BB6
AW7
AT10
AW11
AU11
AW9
AR11
AP6
AR7
AT12
AM6
AU7
BF8
AY6
AT6
AL7
U15D
U15D
SA_DQ_0
SA_DQ_1
SA_DQ_2
SA_DQ_3
SA_DQ_4
SA_DQ_5
SA_DQ_6
SA_DQ_7
SA_DQ_8
SA_DQ_9
SA_DQ_10
SA_DQ_11
SA_DQ_12
SA_DQ_13
SA_DQ_14
SA_DQ_15
SA_DQ_16
SA_DQ_17
SA_DQ_18
SA_DQ_19
SA_DQ_20
SA_DQ_21
SA_DQ_22
SA_DQ_23
SA_DQ_24
SA_DQ_25
SA_DQ_26
SA_DQ_27
SA_DQ_28
SA_DQ_29
SA_DQ_30
SA_DQ_31
SA_DQ_32
SA_DQ_33
SA_DQ_34
SA_DQ_35
SA_DQ_36
SA_DQ_37
SA_DQ_38
SA_DQ_39
SA_DQ_40
SA_DQ_41
SA_DQ_42
SA_DQ_43
SA_DQ_44
SA_DQ_45
SA_DQ_46
SA_DQ_47
SA_DQ_48
SA_DQ_49
SA_DQ_50
SA_DQ_51
SA_DQ_52
SA_DQ_53
SA_DQ_54
SA_DQ_55
SA_DQ_56
SA_DQ_57
SA_DQ_58
SA_DQ_59
SA_DQ_60
SA_DQ_61
SA_DQ_62
SA_DQ_63
CANTIGASFF_1p0
CANTIGASFF_1p0
M_A_BS#0
BC21
SA_BS_0
SA_BS_1
SA_BS_2
SA_RAS#
SA_CAS#
SA_WE#
SA_DM_0
SA_DM_1
SA_DM_2
SA_DM_3
SA_DM_4
SA_DM_5
SA_DM_6
SA_DM_7
SA_DQS_0
SA_DQS_1
SA_DQS_2
SA_DQS_3
SA_DQS_4
SA_DQS_5
SA_DQS_6
SA_DQS_7
SA_DQS#_0
SA_DQS#_1
SA_DQS#_2
SA_DQS#_3
SA_DQS#_4
SA_DQS#_5
SA_DQS#_6
SA_DQS#_7
SA_MA_0
SA_MA_1
SA_MA_2
SA_MA_3
SA_MA_4
SA_MA_5
SA_MA_6
SA_MA_7
SA_MA_8
SA_MA_9
SA_MA_10
SA_MA_11
SA_MA_12
SA_MA_13
DDR SYSTEM MEMORY A
DDR SYSTEM MEMORY A
SA_MA_14
BJ21
BJ41
BH22
BK20
BL15
AT50
BB50
BB46
BE39
BB12
BE7
AV10
AR9
AR47
BA45
BE45
BC41
BC13
BB10
BA7
AN7
AR49
AW45
BC45
BA41
BA13
BA11
BA9
AN9
BC23
BF22
BE31
BC31
BH26
BJ35
BB34
BH32
BB26
BF32
BA21
BG25
BH34
BH18
BE25
M_A_BS#1
M_A_BS#2
M_A_RAS#
M_A_CAS#
M_A_WE#
M_A_DM0
M_A_DM1
M_A_DM2
M_A_DM3
M_A_DM4
M_A_DM5
M_A_DM6
M_A_DM7
M_A_DQS0
M_A_DQS1
M_A_DQS2
M_A_DQS3
M_A_DQS4
M_A_DQS5
M_A_DQS6
M_A_DQS7
M_A_DQS#0
M_A_DQS#1
M_A_DQS#2
M_A_DQS#3
M_A_DQS#4
M_A_DQS#5
M_A_DQS#6
M_A_DQS#7
M_A_A0
M_A_A1
M_A_A2
M_A_A3
M_A_A4
M_A_A5
M_A_A6
M_A_A7
M_A_A8
M_A_A9
M_A_A10
M_A_A11
M_A_A12
M_A_A13
M_A_A14
M_A_BS#0 [16]
M_A_BS#1 [16]
M_A_BS#2 [16]
M_A_RAS# [16]
M_A_CAS# [16]
M_A_WE# [16]
M_A_DM[7:0] [16]
M_A_DQS[7:0] [16]
M_A_DQS#[7:0] [16]
M_A_A[14:0] [16]
M_B_DQ0
M_B_DQ1
M_B_DQ2
M_B_DQ3
M_B_DQ4
M_B_DQ5
M_B_DQ6
M_B_DQ7
M_B_DQ8
M_B_DQ9
M_B_DQ10
M_B_DQ11
M_B_DQ12
M_B_DQ13
M_B_DQ14
M_B_DQ15
M_B_DQ16
M_B_DQ17
M_B_DQ18
M_B_DQ19
M_B_DQ20
M_B_DQ21
M_B_DQ22
M_B_DQ23
M_B_DQ24
M_B_DQ25
M_B_DQ26
M_B_DQ27
M_B_DQ28
M_B_DQ29
M_B_DQ30
M_B_DQ31
M_B_DQ32
M_B_DQ33
M_B_DQ34
M_B_DQ35
M_B_DQ36
M_B_DQ37
M_B_DQ38
M_B_DQ39
M_B_DQ40
M_B_DQ41
M_B_DQ42
M_B_DQ43
M_B_DQ44
M_B_DQ45
M_B_DQ46
M_B_DQ47
M_B_DQ48
M_B_DQ49
M_B_DQ50
M_B_DQ51
M_B_DQ52
M_B_DQ53
M_B_DQ54
M_B_DQ55
M_B_DQ56
M_B_DQ57
M_B_DQ58
M_B_DQ59
M_B_DQ60
M_B_DQ61
M_B_DQ62
M_B_DQ63
AP54
AM52
AR55
AV54
AM54
AN53
AT52
AU53
AW53
AY52
BB52
BC53
AV52
AW55
BD52
BC55
BF54
BE51
BH48
BK48
BE53
BH52
BK46
BJ47
BL45
BJ45
BL41
BH44
BH46
BK44
BK40
BJ39
BK10
BH10
BK6
BH6
BL11
BG5
BG3
BF4
BD4
BA3
BE5
BF2
BB4
AY4
BA1
AP2
AU1
AT2
AT4
AV4
AU3
AR3
AN1
AP4
AK4
AM4
AH2
AK2
BJ9
BJ5
AL3
AJ1
U15E
U15E
SB_DQ_0
SB_DQ_1
SB_DQ_2
SB_DQ_3
SB_DQ_4
SB_DQ_5
SB_DQ_6
SB_DQ_7
SB_DQ_8
SB_DQ_9
SB_DQ_10
SB_DQ_11
SB_DQ_12
SB_DQ_13
SB_DQ_14
SB_DQ_15
SB_DQ_16
SB_DQ_17
SB_DQ_18
SB_DQ_19
SB_DQ_20
SB_DQ_21
SB_DQ_22
SB_DQ_23
SB_DQ_24
SB_DQ_25
SB_DQ_26
SB_DQ_27
SB_DQ_28
SB_DQ_29
SB_DQ_30
SB_DQ_31
SB_DQ_32
SB_DQ_33
SB_DQ_34
SB_DQ_35
SB_DQ_36
SB_DQ_37
SB_DQ_38
SB_DQ_39
SB_DQ_40
SB_DQ_41
SB_DQ_42
SB_DQ_43
SB_DQ_44
SB_DQ_45
SB_DQ_46
SB_DQ_47
SB_DQ_48
SB_DQ_49
SB_DQ_50
SB_DQ_51
SB_DQ_52
SB_DQ_53
SB_DQ_54
SB_DQ_55
SB_DQ_56
SB_DQ_57
SB_DQ_58
SB_DQ_59
SB_DQ_60
SB_DQ_61
SB_DQ_62
SB_DQ_63
CANTIGASFF_1p0
CANTIGASFF_1p0
M_B_BS#0
BJ13
SB_BS_0
SB_BS_1
SB_BS_2
SB_RAS#
SB_CAS#
SB_WE#
SB_DM_0
SB_DM_1
SB_DM_2
SB_DM_3
SB_DM_4
SB_DM_5
SB_DM_6
SB_DM_7
SB_DQS_0
SB_DQS_1
SB_DQS_2
SB_DQS_3
SB_DQS_4
SB_DQS_5
SB_DQS_6
SB_DQS_7
SB_DQS#_0
SB_DQS#_1
SB_DQS#_2
SB_DQS#_3
SB_DQS#_4
SB_DQS#_5
SB_DQS#_6
SB_DQS#_7
SB_MA_0
SB_MA_1
SB_MA_2
SB_MA_3
SB_MA_4
SB_MA_5
SB_MA_6
SB_MA_7
SB_MA_8
SB_MA_9
SB_MA_10
SB_MA_11
SB_MA_12
SB_MA_13
SB_MA_14
DDR SYSTEM MEMORY B
DDR SYSTEM MEMORY B
BK12
BK38
BE21
BH14
BK14
AP52
AY54
BJ49
BJ43
BH12
BD2
AY2
AJ3
AR53
BA53
BH50
BK42
BH8
BB2
AV2
AM2
AT54
BB54
BJ51
BH42
BK8
BC3
AW3
AN3
BJ15
BJ33
BH24
BA17
BF36
BH36
BF34
BK34
BJ37
BH40
BH16
BK36
BH38
BJ11
BL37
M_B_BS#1
M_B_BS#2
M_B_RAS#
M_B_CAS#
M_B_WE#
M_B_DM0
M_B_DM1
M_B_DM2
M_B_DM3
M_B_DM4
M_B_DM5
M_B_DM6
M_B_DM7
M_B_DQS0
M_B_DQS1
M_B_DQS2
M_B_DQS3
M_B_DQS4
M_B_DQS5
M_B_DQS6
M_B_DQS7
M_B_DQS#0
M_B_DQS#1
M_B_DQS#2
M_B_DQS#3
M_B_DQS#4
M_B_DQS#5
M_B_DQS#6
M_B_DQS#7
M_B_A0
M_B_A1
M_B_A2
M_B_A3
M_B_A4
M_B_A5
M_B_A6
M_B_A7
M_B_A8
M_B_A9
M_B_A10
M_B_A11
M_B_A12
M_B_A13
M_B_A14
M_B_BS#0 [16]
M_B_BS#1 [16]
M_B_BS#2 [16]
M_B_RAS# [16]
M_B_CAS# [16]
M_B_WE# [16]
M_B_DM[7:0] [16]
M_B_DQS[7:0] [16]
M_B_DQS#[7:0] [16]
M_B_A[14:0] [16]
D D
352-(&7%8
352-(&7%8
352-(&7%8
4XDQWD&RPSXWHU,QF
4XDQWD&RPSXWHU,QF
4XDQWD&RPSXWHU,QF
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Custom
Custom
Custom
1%
1%
1
2
3
http://hobi-elektronika.net
4
5
6
1%
Date: Sheet of
Date: Sheet
Date: Sheet
7
GANTIGA DDRII(3/6)
GANTIGA DDRII(3/6)
GANTIGA DDRII(3/6)
73 4 Monday, August 10, 2009
73 4 Monday, August 10, 2009
73 4 Monday, August 10, 2009
8
D3B
D3B
D3B
of
of
5
4
3
2
1
DDR3-800 3.1625A
DDR3-1066 4.14A
Ivcc internal VGA 2.2A
(Shape or 120mils)
D D
+1.05V_VCC_GMCH
C C
B B
A A
AT41
AR41
AN41
AJ41
AH41
AD41
AC41
AT40
AM40
AL40
AJ40
AH40
AG40
AE40
AD40
AC40
AA40
AN35
AM35
AJ35
AH35
AD35
AC35
AM34
AL34
AJ34
AH34
AG34
AE34
AD34
AC34
AA34
AM32
AL32
AJ32
AH32
AE32
AD32
AA32
AM31
AL31
AJ31
AH31
AM29
AL29
AM28
AL28
AJ28
AM27
AL27
AM25
AL25
AJ25
AM24
W41
W35
W34
Y41
Y40
Y34
N36
U15F
U15F
VCC_1
VCC_2
VCC_3
VCC_4
VCC_5
VCC_6
VCC_7
VCC_8
VCC_9
VCC_10
VCC_11
VCC_12
VCC_13
VCC_14
VCC_15
VCC_16
VCC_17
VCC_18
VCC_19
VCC_20
VCC_21
VCC_22
VCC_23
VCC_24
VCC_25
VCC_26
VCC_27
VCC_28
VCC_29
VCC_30
VCC_31
VCC_32
VCC_33
VCC_34
VCC_35
VCC_36
VCC_37
VCC_38
VCC_39
VCC_40
VCC_41
VCC_42
VCC_43
VCC_44
VCC_45
VCC_46
VCC_47
VCC_48
VCC_49
VCC_50
VCC_51
VCC_52
VCC_53
VCC_54
VCC_55
VCC_56
VCC_57
VCC_58
VCC_59
VCC_60
VCC_61
CANTIGASFF_1p0
CANTIGASFF_1p0
VCC CORE
VCC CORE
POWER
POWER
VCC_NCTF_1
VCC_NCTF_2
VCC_NCTF_3
VCC_NCTF_4
VCC_NCTF_5
VCC_NCTF_6
VCC_NCTF_7
VCC_NCTF_8
VCC_NCTF_9
VCC_NCTF_10
VCC_NCTF_11
VCC_NCTF_12
VCC_NCTF_13
VCC_NCTF_14
VCC_NCTF_15
VCC_NCTF_16
VCC_NCTF_17
VCC_NCTF_18
VCC_NCTF_19
VCC_NCTF_20
VCC_NCTF_21
VCC_NCTF_22
VCC_NCTF_23
VCC_NCTF_24
VCC_NCTF_25
VCC_NCTF_26
VCC_NCTF_27
VCC_NCTF_28
VCC_NCTF_29
VCC_NCTF_30
VCC_NCTF_31
VCC_NCTF_32
VCC NCTF
VCC NCTF
VCC_NCTF_33
VCC_NCTF_34
VCC_NCTF_35
VCC_NCTF_36
VCC_NCTF_37
VCC_NCTF_38
+1.05V_VCC_GMCH
AT38
AR38
AN38
AM38
AL38
AG38
AE38
AA38
Y38
W38
U38
T38
R38
AT37
AR37
AN37
AM37
AL37
AJ37
AH37
AG37
AE37
AD37
AC37
AA37
Y37
W37
U37
T37
R37
AT35
AR35
U35
AT34
AR34
U34
T34
R34
VCC_AXG_SENSE [30]
VSS_AXG_SENSE [30]
C165
C165
0.1u/10V_4
0.1u/10V_4
C226
C226
0.1u/10V_4
0.1u/10V_4
C143
C143
0.1u/10V_4
0.1u/10V_4
(Shape or 200mils)
+1.5VSUS_GMCH
+VCC_SM_BB36
+VCC_SM_BE35
C223
C223
0.1u/10V_4
0.1u/10V_4
+VCC_SM_BC29
C210
C210
0.1u/10V_4
0.1u/10V_4
+VCC_SM_BF24
+VCC_SM_BL19
+VCC_SM_BB16
+1.05VGFX_CORE_INT
C137
C137
0.1u/10V_4
0.1u/10V_4
+1.05VGFX_CORE_INT
R61
R61
10/F_6
10/F_6
VCC_AXG_SENSE
VSS_AXG_SENSE
R39
R39
10/F_6
10/F_6
BB36
BE35
AW34
AW32
BK30
BH30
BF30
BD30
BB30
AW30
BL29
BJ29
BG29
BE29
BC29
BA29
AY29
BK28
BH28
BF28
BD28
BB28
BL27
BJ27
BG27
BE27
BC27
BA27
AY27
AW26
BF24
BL19
BB16
W32
AG31
AE31
AD31
AC31
AA31
W31
AH29
AG29
AE29
AD29
AC29
AA29
W29
AH28
AG28
AE28
AA28
AH27
AG27
AE27
AD27
AC27
AA27
W27
AH25
AD25
AC25
W25
AJ24
AH24
AG24
AE24
AD24
AC24
AA24
W24
AM22
AL22
AJ22
AH22
AG22
AE22
AD22
AC22
AA22
AM21
AL21
AJ21
AH21
AD21
AC21
AA21
W21
AM16
AL16
AG13
AE13
Y31
Y29
Y27
Y24
Y21
U15G
U15G
VCC_SM_1
VCC_SM_2
VCC_SM_3
VCC_SM_4
VCC_SM_5
VCC_SM_6
VCC_SM_7
VCC_SM_8
VCC_SM_9
VCC_SM_10
VCC_SM_11
VCC_SM_12
VCC_SM_13
VCC_SM_14
VCC_SM_15
VCC_SM_16
VCC_SM_17
VCC_SM_18
VCC_SM_19
VCC_SM_20
VCC_SM_21
VCC_SM_22
VCC_SM_23
VCC_SM_24
VCC_SM_25
VCC_SM_26
VCC_SM_27
VCC_SM_28
VCC_SM_29
VCC_SM_30
VCC_SM_31
VCC_SM_32
VCC_SM_33
VCC_AXG_1
VCC_AXG_2
VCC_AXG_3
VCC_AXG_4
VCC_AXG_5
VCC_AXG_6
VCC_AXG_7
VCC_AXG_8
VCC_AXG_9
VCC_AXG_10
VCC_AXG_11
VCC_AXG_12
VCC_AXG_13
VCC_AXG_14
VCC_AXG_15
VCC_AXG_16
VCC_AXG_17
VCC_AXG_18
VCC_AXG_19
VCC_AXG_20
VCC_AXG_21
VCC_AXG_22
VCC_AXG_23
VCC_AXG_24
VCC_AXG_25
VCC_AXG_26
VCC_AXG_27
VCC_AXG_28
VCC_AXG_29
VCC_AXG_30
VCC_AXG_31
VCC_AXG_32
VCC_AXG_33
VCC_AXG_34
VCC_AXG_35
VCC_AXG_36
VCC_AXG_37
VCC_AXG_38
VCC_AXG_39
VCC_AXG_40
VCC_AXG_41
VCC_AXG_42
VCC_AXG_43
VCC_AXG_44
VCC_AXG_45
VCC_AXG_46
VCC_AXG_47
VCC_AXG_48
VCC_AXG_49
VCC_AXG_50
VCC_AXG_51
VCC_AXG_52
VCC_AXG_53
VCC_AXG_54
VCC_AXG_55
VCC_AXG_56
VCC_AXG_57
VCC_AXG_58
VCC_AXG_59
VCC_AXG_60
VCC_AXG_61
VCC_AXG_SENSE
VSS_AXG_SENSE
CANTIGASFF_1p0
CANTIGASFF_1p0
VCC_AXG_NCTF_10
VCC_AXG_NCTF_11
VCC_AXG_NCTF_12
VCC_AXG_NCTF_13
VCC_AXG_NCTF_14
VCC_AXG_NCTF_15
VCC_AXG_NCTF_16
VCC_AXG_NCTF_17
VCC_AXG_NCTF_18
VCC_AXG_NCTF_19
VCC_AXG_NCTF_20
VCC_AXG_NCTF_21
VCC_AXG_NCTF_22
VCC_AXG_NCTF_23
VCC_AXG_NCTF_24
POWER
POWER
VCC_AXG_NCTF_25
VCC_AXG_NCTF_26
VCC_AXG_NCTF_27
VCC_AXG_NCTF_28
VCC_AXG_NCTF_29
VCC_AXG_NCTF_30
VCC_AXG_NCTF_31
VCC_AXG_NCTF_32
VCC SM VCC GFX
VCC SM VCC GFX
VCC_AXG_NCTF_33
VCC_AXG_NCTF_34
VCC_AXG_NCTF_35
VCC_AXG_NCTF_36
VCC_AXG_NCTF_37
VCC_AXG_NCTF_38
VCC_AXG_NCTF_39
VCC GFX NCTF
VCC GFX NCTF
VCC_AXG_NCTF_40
VCC_AXG_NCTF_41
VCC_AXG_NCTF_42
VCC_AXG_NCTF_43
VCC_AXG_NCTF_44
VCC GFX
VCC GFX
VCC_AXG_NCTF_1
VCC_AXG_NCTF_2
VCC_AXG_NCTF_3
VCC_AXG_NCTF_4
VCC_AXG_NCTF_5
VCC_AXG_NCTF_6
VCC_AXG_NCTF_7
VCC_AXG_NCTF_8
VCC_AXG_NCTF_9
VCC_AXG_62
VCC_AXG_63
VCC_AXG_64
VCC_AXG_65
VCC_AXG_66
VCC_AXG_67
VCC_AXG_68
VCC_AXG_69
VCC_AXG_70
VCC_AXG_71
VCC_AXG_72
VCC_AXG_73
VCC_AXG_74
VCC_AXG_75
VCC_AXG_76
VCC_AXG_77
VCC_AXG_78
VCC_AXG_79
VCC_AXG_80
VCC_SM_LF1
VCC_SM_LF2
VCC_SM_LF3
VCC_SM_LF4
VCC_SM_LF5
VCC_SM_LF6
VCC_SM_LF7
VCC SM LF
VCC SM LF
UMA: Places R721, R726 to 10 ohm.
http://hobi-elektronika.net
5
4
3
UMA 9.6A
(Plane or shape)
+1.05VGFX_CORE_INT
T32
U31
T31
R31
U29
T29
R29
U28
U27
T27
R27
U25
T25
R25
U24
U22
T22
R22
U21
T21
R21
AM19
AL19
AH19
AG19
AE19
AD19
AC19
W19
U19
AM18
AL18
AJ18
AH18
AG18
AE18
AD18
AC18
AA18
Y18
W18
U18
T18
R18
AJ16
AH16
AD16
AC16
AA16
U16
T16
R16
AM15
AL15
AJ15
AH15
AG15
AE15
AA15
Y15
W15
U15
T15
VCCSM_LF1
AU45
VCCSM_LF2
BF52
VCCSM_LF3
BB38
VCCSM_LF4
BA19
VCCSM_LF5
BE9
VCCSM_LF6
AU9
VCCSM_LF7
AL9
+1.05VGFX_CORE_INT
+1.05VGFX_CORE_INT
C119
C119
0.1u/10V_4
0.1u/10V_4
C209
C209
0.1u/10V_4
0.1u/10V_4
C176
C176
0.1u/10V_4
0.1u/10V_4
C172
C172
0.47u/6.3V_4
0.47u/6.3V_4
+
+
C151
C151
220u/2.5V_3528
220u/2.5V_3528
C120
C120
0.1u/10V_4
0.1u/10V_4
2
C205
C205
0.22u/10V_4
0.22u/10V_4
Layout Note:
Inside GMCH cavity.
C175
C175
10u/6.3V_8
10u/6.3V_8
C169
C169
1u/10V_6
1u/10V_6
F3B
+
+
C158
C158
40@220u/2.5V_3528
40@220u/2.5V_3528
Close to GMCH
C156
C121
C121
0.22u/10V_4
0.22u/10V_4
C156
0.22u/10V_4
0.22u/10V_4
C208
C208
0.22u/10V_4
0.22u/10V_4
C173
C173
10u/6.3V_8
10u/6.3V_8
C160
C160
10u/6.3V_8
10u/6.3V_8
C192
C192
10u/6.3V_8
10u/6.3V_8
F3B
+
+
C154
C154
*220u/2.5V_3528
*220u/2.5V_3528
C159
C159
10u/6.3V_8
10u/6.3V_8
C202
C202
0.47u/6.3V_4
0.47u/6.3V_4
1%
1%
1%
F3B
R293 *short_1206 R293 *short_1206
+
+
C189
C189
220u/2.5V_3528
220u/2.5V_3528
R82 0_1206 R82 0_1206
E3A
R66 40@0_1206 R66 40@0_1206
R58 40@0_1206 R58 40@0_1206
C184
C180
C180
0.1u/10V_4
0.1u/10V_4
C231
C231
1u/10V_6
1u/10V_6
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Custom
Custom
Custom
Date: Sheet of
Date: Sheet of
Date: Sheet
C184
0.1u/10V_4
0.1u/10V_4
C229
C229
1u/10V_6
1u/10V_6
352-(&7%8
352-(&7%8
352-(&7%8
4XDQWD&RPSXWHU,QF
4XDQWD&RPSXWHU,QF
4XDQWD&RPSXWHU,QF
GANTIGA VCC/NCTF(4/6)
GANTIGA VCC/NCTF(4/6)
GANTIGA VCC/NCTF(4/6)
1
+1.05V +1.05V_VCC_GMCH
+1.5VSUS +1.5VSUS_GMCH
+1.05V
BOM Note:
for reader stand by
GS40 used 40@
GS45 used 45@
of
83 4 Monday, August 10, 2009
83 4 Monday, August 10, 2009
83 4 Monday, August 10, 2009
D3B
D3B
D3B
5
+
+
C228
C228
220u/2.5V_3528
220u/2.5V_3528
+
+
C232
C232
220u/2.5V_3528
220u/2.5V_3528
C116
C116
4.7u/6.3V_6
4.7u/6.3V_6
R49
R49
*0.5/F_4
*0.5/F_4
+1.05V
+1.05V
+3V_A_CRT_DAC
+1.05VM_DPLLA
C224
C224
0.1u/10V_4
0.1u/10V_4
+1.05VM_DPLLB
C227
C227
0.1u/10V_4
0.1u/10V_4
+1.05VM_HPLL
C139
C139
0.1u/10V_4
0.1u/10V_4
+1.05VM_MPLL
C131
C131
0.1u/10V_4
0.1u/10V_4
R59 *short_8 R59 *shor t_8
F3B
F3B
R112 *short_6 R112 *short_6
+1.05VM_PEGPLL
R126
R126
1/F_4
1/F_4
+1.8V
+1.05VM_A_SM
C135
C135
+
+
*100u/6.3V_3528
*100u/6.3V_3528
+1.05VM_A_SM_CK
C211
C211
10u/6.3V_8
10u/6.3V_8
+1.05VM_MCH_PLL2
C218
C218
0.1u/10V_4
0.1u/10V_4
+3V
C2A
L7 BLM18PG181SN1D_6 L7 BLM18PG181SN1D_6
C389
C389
10u/6.3V_8
10u/6.3V_8
D D
C C
B B
A A
+1.05V
L17 10uh_8 L17 10uh_8
+1.05V
L18 10uh_8 L18 10uh_8
+1.05V
F3B
R48 *short_6 R48 *short_6
L4 BLM18PG181SN1D_6 L4 BLM18PG181SN1D_6
C108
C108
+1.05VM_MPLL_RC
*22u/6.3V_8
*22u/6.3V_8
+1.05V
+1.05V
L5 BLM18PG181SN1D_6 L5 BLM18PG181SN1D_6
L10 BLM18PG181SN1D_6 L10 BLM18PG181SN1D_6
C246
C246
+1.05VM_PEGPLL_RC
10u/6.3V_8
10u/6.3V_8
4
+3V_A_CRT_DAC
C182
C182
0.1u/10V_4
0.1u/10V_4
C2A
C187
C187
22u/6.3V_8
22u/6.3V_8
C214 1000p/50V_4 C214 1000p/50V_4
+1.5V
C215
C215
0.1u/10V_4
0.1u/10V_4
C153
C153
10u/6.3V_8
10u/6.3V_8
C181
C181
*2.2u/6.3V_6
*2.2u/6.3V_6
F3B
R111 *short_6 R111 *short_6
73mA(20mils)
C191
C191
0.01u/25V_4
0.01u/25V_4
5mA(10mils)
C183
C183
0.1u/10V_4
0.1u/10V_4
C190
C190
0.01u/25V_4
0.01u/25V_4
64mA(20mils)
64mA(20mils)
24mA(20mils)
139.2mA(20mils)
100mA(20mils)
414uA(10mils)
+1.5V_VCCA_PEG_BG
+1.8VSUS_TXLVDS
720mA(40mils)
C162
C162
4.7u/6.3V_6
4.7u/6.3V_6
26mA(20mils)
C174
C174
0.1u/10V_4
0.1u/10V_4
157.2mA(20mils)
C118
C118
0.1u/10V_4
0.1u/10V_4
50mA(20mils)
30mA(20mils)
+1.8VSUS_DLVDS
+1.05VM_PEGPLL
C164
C164
1u/6.3V_4
1u/6.3V_4
C220
C220
1u/6.3V_4
1u/6.3V_4
C2A
MAINON [19,22,27,28,29,31]
U15H
U15H
J31
VCCA_CRT_DAC
L31
VCCA_DAC_BG
M33
VSSA_DAC_BG
J45
VCCA_DPLLA
L49
VCCA_DPLLB
AF10
VCCA_HPLL
AE1
VCCA_MPLL
U43
VCCA_LVDS1
U41
VCCA_LVDS2
V44
VSSA_LVDS
AJ43
VCCA_PEG_BG
AG43
VCCA_PEG_PLL
AW24
VCCA_SM_1
AU24
VCCA_SM_2
AW22
VCCA_SM_3
AU22
VCCA_SM_4
AU21
VCCA_SM_5
AW20
VCCA_SM_6
AU19
VCCA_SM_7
AW18
VCCA_SM_8
AU18
VCCA_SM_9
AW16
VCCA_SM_10
AU16
VCCA_SM_11
AT16
VCCA_SM_12
AR16
VCCA_SM_13
AU15
VCCA_SM_14
AT15
VCCA_SM_15
AR15
VCCA_SM_16
AW14
VCCA_SM_17
AT24
VCCA_SM_NCTF_1
AR24
VCCA_SM_NCTF_2
AT22
VCCA_SM_NCTF_3
AR22
VCCA_SM_NCTF_4
AT21
VCCA_SM_NCTF_5
AR21
VCCA_SM_NCTF_6
AT19
VCCA_SM_NCTF_7
AR19
VCCA_SM_NCTF_8
AT18
VCCA_SM_NCTF_9
AR18
VCCA_SM_NCTF_10
AU27
VCCA_SM_CK_4
AU28
VCCA_SM_CK_3
AU29
VCCA_SM_CK_2
AU31
VCCA_SM_CK_1
AT31
VCCA_SM_CK_NCTF_1
AR31
VCCA_SM_CK_NCTF_2
AT29
VCCA_SM_CK_NCTF_3
AR29
VCCA_SM_CK_NCTF_4
AT28
VCCA_SM_CK_NCTF_5
AR28
VCCA_SM_CK_NCTF_6
AT27
VCCA_SM_CK_NCTF_7
AR27
VCCA_SM_CK_NCTF_8
AH12
VCCD_HPLL
AE43
VCCD_PEG_PLL
M46
VCCD_LVDS_1
L45
VCCD_LVDS_2
CANTIGASFF_1p0
CANTIGASFF_1p0
+5VPCU
3
CRT PLL A PEG A SM
CRT PLL A PEG A SM
A LVDS
A LVDS
POWER
POWER
LVDS
LVDS
U23
U23
1
SHDN
2
GND
3
VIN
SET
*G913C
*G913C
VTT
VTT
VCCA_TV_DAC
TV D TV/CRT
TV D TV/CRT
VCC_HDA
HDA
HDA
VCCD_QDAC
VCCD_TVDAC
VCC_AXF_1
VCC_AXF_2
VCC_AXF_3
AXF
AXF
VCC_SM_CK_1
VCC_SM_CK_2
VCC_SM_CK_3
VCC_SM_CK_4
SM CK
SM CK
VCC_TX_LVDS
VCC_HV_1
VCC_HV_2
HV
HV
VCC_PEG_1
VCC_PEG_2
VCC_PEG_3
VCC_PEG_4
PEG
PEG
VCC_DMI_1
VCC_DMI_2
VCC_DMI_3
DMI
DMI
VTTLF
VTTLF
VO
VTT_1
VTT_2
VTT_3
VTT_4
VTT_5
VTT_6
VTT_7
VTT_8
VTT_9
VTT_10
VTT_11
VTT_12
VTT_13
VTTLF1
VTTLF2
VTTLF3
4
5
R13
T12
R11
T10
R9
T8
R7
T6
R5
T4
R3
T2
R1
K30
A31
N34
N32
M25
N24
M23
BK24
BL23
BJ23
BK22
T41
C33
A33
AB44
Y44
AC43
AA43
AM44
AN43
AL43
K14
Y12
P2
+3V_A_CRT_DAC
C145
C145
0.47u/6.3V_4
0.47u/6.3V_4
456mA(30mils)
+1.05V_VCC_DMI
+1.05V_VCC_DMI
+VTTLF_CAP1
+VTTLF_CAP2
+VTTLF_CAP3
852mA(50mils)
C115
C115
2.2u/6.3V_6
2.2u/6.3V_6
79mA(20mils)
C177
C177
0.01u/25V_4
0.01u/25V_4
50mA(15mils)
2.7mA(15mils)
C194
C194
0.01u/25V_4
0.01u/25V_4
35mA(15mils)
324mA(30mils)
C150
C150
1u/6.3V_4
1u/6.3V_4
DDR3-800 143.75mA
DDR3-1066 149.5mA
(20mils)
80mA(20mils)
105.3mA(20mils)
1.782A(100mils)
R130 *short_8 R130 *short_8
C216
C216
0.1u/10V_4
0.1u/10V_4
C117
C117
0.47u/6.3V_4
0.47u/6.3V_4
2
C122
C122
4.7u/6.3V_6
4.7u/6.3V_6
C171
C171
0.1u/10V_4
0.1u/10V_4
C199
C199
HM@0.1u/10V_4
HM@0.1u/10V_4
C193
C193
0.1u/10V_4
0.1u/10V_4
C144
C144
*10u/6.3V_6
*10u/6.3V_6
C152
C152
0.1u/10V_4
0.1u/10V_4
C203
C203
1000p/50V_4
1000p/50V_4
+1.05V_VCC_PEG
F3B
C146
C146
0.47u/6.3V_4
0.47u/6.3V_4
+1.05V_VCCP_GMCH
C138
C138
4.7u/6.3V_6
4.7u/6.3V_6
+3V_TV_DAC
+1.5V_VCC_HDA
+1.5V_QDAC
+1.5V_TVDAC
+1.05VM_AXF
+1.5VSUS_VCC_SM_CK
R71
R71
1/F_4
1/F_4
+1.5VSUS_SMCK_RC
+1.8VSUS_TXLVDS
C206
C206
10u/6.3V_8
10u/6.3V_8
+3V_VCC_HV
C349
C349
0.1u/10V_4
0.1u/10V_4
C222
C222
4.7u/6.3V_6
4.7u/6.3V_6
C142
C142
0.47u/6.3V_4
0.47u/6.3V_4
R41 *short_8 R41 *short_8
+
+
C113
C113
*220u/2.5V_3528
*220u/2.5V_3528
R91 *short_6 R91 *short_6
R105 HM@0_6 R105 HM@0_6
FOR IHDMI HDA I/F only
BLM18PG181SN1D_6
BLM18PG181SN1D_6
R284 *short_6 R284 *short_6
C347
C346
C346
0.01u/25V_4
0.01u/25V_4
C347
0.1u/10V_4
0.1u/10V_4
R62 *short_8 R62 *shor t_8
+1.5VSUS_GMCH
L6
1uh_8L61uh_8
C148
C148
10u/6.3V_8
10u/6.3V_8
L9
0.1uh_8L90.1uh_8
R286 10_4 R286 10_4
R288 *short_6 R288 *short_6
+1.8V
F3B
+1.05V_VCC_PEG
C244
C244
10u/6.3V_8
10u/6.3V_8
R131 *short_8 R131 *short_8
+
+
C247
C247
*220u/2.5V_3528
*220u/2.5V_3528
F3B
F3B
L8
L8
F3B
+1.05V_SD
F3B
F3B
+1.05V
+3V
+1.5V
+1.5V
+1.05V
+1.05V
2 1
+1.05V
1
D18
D18
CH751H-40PT
CH751H-40PT
+3V
352-(&7%8
352-(&7%8
352-(&7%8
4XDQWD&RPSXWHU,QF
4XDQWD&RPSXWHU,QF
4XDQWD&RPSXWHU,QF
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Custom
Custom
Custom
1%
1%
5
4
http://hobi-elektronika.net
3
2
1%
Date: Sheet
Date: Sheet
Date: Sheet
GANTIGA POWER(5/6)
GANTIGA POWER(5/6)
GANTIGA POWER(5/6)
1
93 4 Monday, August 10, 2009
93 4 Monday, August 10, 2009
93 4 Monday, August 10, 2009
D3B
D3B
D3B
of
of
of
5
U15I
U15I
BA55
VSS_1
AU55
VSS_2
AN55
VSS_3
AJ55
VSS_4
AE55
VSS_5
AA55
VSS_6
U55
D D
C C
B B
A A
5
BD54
BG53
AJ53
AE53
AA53
BG51
BA51
AW51
AU51
AR51
AN51
AL51
AJ51
AG51
AE51
AC51
AA51
W51
BK50
AM50
BG49
BD48
BB48
AY48
AV48
AT48
AP48
AM48
AK48
AH48
AF48
AD48
AB48
M48
BL47
BG47
BD46
AY46
AM46
AK46
AH46
BG45
AE45
AC45
AA45
W45
BD44
BB44
AV44
AK44
AH44
AF44
AD44
BL43
BG43
AY43
AR43
W43
M43
N55
U53
N53
G53
E53
K52
U51
R51
N51
L51
G51
C51
K50
E49
C49
Y48
V48
T48
P48
K48
H48
E47
C47
A47
R45
N45
E45
K44
H44
R43
E43
J53
J51
VSS_7
VSS_8
VSS_9
VSS_10
VSS_11
VSS_12
VSS_13
VSS_14
VSS_15
VSS_16
VSS_17
VSS_18
VSS_19
VSS_20
VSS_21
VSS_22
VSS_23
VSS_24
VSS_25
VSS_26
VSS_27
VSS_28
VSS_29
VSS_30
VSS_31
VSS_32
VSS_33
VSS_34
VSS_35
VSS_36
VSS_37
VSS_38
VSS_39
VSS_40
VSS_41
VSS_42
VSS_43
VSS_44
VSS_45
VSS_46
VSS_47
VSS_48
VSS_49
VSS_50
VSS_51
VSS_52
VSS_53
VSS_54
VSS_55
VSS_56
VSS_57
VSS_58
VSS_59
VSS_60
VSS_61
VSS_62
VSS_63
VSS_64
VSS_65
VSS_66
VSS_67
VSS_68
VSS_69
VSS_70
VSS_71
VSS_72
VSS_73
VSS_74
VSS_75
VSS_76
VSS_77
VSS_78
VSS_79
VSS_80
VSS_81
VSS_82
VSS_83
VSS_84
VSS_85
VSS_86
VSS_87
VSS_88
VSS_89
VSS_90
VSS_91
VSS_92
VSS_93
VSS_94
VSS_95
VSS_96
VSS_97
VSS_98
VSS_99
CANTIGASFF_1p0
CANTIGASFF_1p0
VSS
VSS
4
C43
VSS_100
A43
VSS_101
BD42
VSS_102
H42
VSS_103
BG41
VSS_104
AY41
VSS_105
AU41
VSS_106
AM41
VSS_107
AL41
VSS_108
AG41
VSS_109
AE41
VSS_110
AA41
VSS_111
R41
VSS_112
M41
VSS_113
E41
VSS_114
BD40
VSS_115
AU40
VSS_116
AR40
VSS_117
AN40
VSS_118
W40
VSS_119
U40
VSS_120
T40
VSS_121
R40
VSS_122
K40
VSS_123
H40
VSS_124
BL39
VSS_125
BG39
VSS_126
BA39
VSS_127
E39
VSS_128
C39
VSS_129
A39
VSS_130
BD38
VSS_131
AU38
VSS_132
H38
VSS_133
BG37
VSS_134
AU37
VSS_135
M37
VSS_136
E37
VSS_137
BD36
VSS_138
AW36
VSS_139
H36
VSS_140
BL35
VSS_141
BG35
VSS_142
AY35
VSS_143
AU35
VSS_144
AL35
VSS_145
AG35
VSS_146
AE35
VSS_147
AA35
VSS_148
Y35
VSS_149
M35
VSS_150
E35
VSS_151
A35
VSS_152
BD34
VSS_153
AU34
VSS_154
AN34
VSS_155
H34
VSS_156
BL33
VSS_157
BG33
VSS_158
AY33
VSS_159
E33
VSS_160
BD32
VSS_161
AU32
VSS_162
AN32
VSS_163
AG32
VSS_164
AC32
VSS_165
Y32
VSS_166
H32
VSS_167
B32
VSS_168
BJ31
VSS_169
BG31
VSS_170
AY31
VSS_171
AN31
VSS_172
M31
VSS_173
E31
VSS_174
N30
VSS_175
H30
VSS_176
AN29
VSS_177
AJ29
VSS_178
M29
VSS_179
A29
VSS_180
AW28
VSS_181
AN28
VSS_182
AD28
VSS_183
AC28
VSS_184
Y28
VSS_185
W28
VSS_186
H28
VSS_187
F28
VSS_188
AN27
VSS_189
AJ27
VSS_190
M27
VSS_191
BF26
VSS_192
BD26
VSS_193
N26
VSS_194
H26
VSS_195
BJ25
VSS_196
AY25
VSS_197
AU25
VSS_198
4
http://hobi-elektronika.net
3
U15J
U15J
AN25
VSS_199
AG25
VSS_200
AE25
VSS_201
AA25
VSS_202
Y25
VSS_203
E25
VSS_204
A25
VSS_205
BD24
VSS_206
AN24
VSS_207
AL24
VSS_208
H24
VSS_209
BG23
VSS_210
AY23
VSS_211
E23
VSS_212
BD22
VSS_213
BB22
VSS_214
AN22
VSS_215
Y22
VSS_216
W22
VSS_217
H22
VSS_218
BL21
VSS_219
BG21
VSS_220
AY21
VSS_221
AN21
VSS_222
AG21
VSS_223
AE21
VSS_224
M21
VSS_225
E21
VSS_226
A21
VSS_227
BD20
VSS_228
H20
VSS_229
BG19
AY19
M19
E19
BD18
N18
H18
BL17
BG17
AY17
M17
E17
A17
BD16
AN16
AG16
AE16
Y16
W16
N16
H16
BG15
AY15
AN15
AD15
AC15
R15
M15
E15
BD14
H14
BL13
BG13
AY13
AU13
AR13
AJ13
AC13
AA13
W13
U13
M13
E13
A13
BD12
AV12
AP12
AM12
AK12
AB12
V12
P12
H12
BG11
AG11
E11
BD10
AY10
AP10
H10
BL9
BG9
E9
A9
BD8
BB8
AY8
AV8
AT8
AP8
3
VSS_230
VSS_231
VSS_232
VSS_233
VSS_234
VSS_235
VSS_236
VSS_237
VSS_238
VSS_239
VSS_240
VSS_241
VSS_242
VSS_243
VSS_244
VSS_245
VSS_246
VSS_247
VSS_248
VSS_249
VSS_250
VSS_251
VSS_252
VSS_253
VSS_254
VSS_255
VSS_256
VSS_257
VSS_258
VSS_259
VSS_260
VSS_261
VSS_262
VSS_263
VSS_264
VSS_265
VSS_266
VSS_267
VSS_268
VSS_269
VSS_270
VSS_271
VSS_272
VSS_273
VSS_274
VSS_275
VSS_276
VSS_277
VSS_278
VSS_279
VSS_280
VSS_281
VSS_282
VSS_283
VSS_284
VSS_285
VSS_286
VSS_287
VSS_288
VSS_289
VSS_290
VSS_291
VSS_292
VSS_293
VSS_294
VSS_295
VSS_296
VSS_297
VSS_298
VSS_299
CANTIGASFF_1p0
CANTIGASFF_1p0
VSS
VSS
VSS_NCTF_1
VSS_NCTF_2
VSS_NCTF_3
VSS_NCTF_4
VSS_NCTF_5
VSS_NCTF_6
VSS_NCTF_7
VSS_NCTF_8
VSS_NCTF_9
VSS_NCTF_10
VSS_NCTF_11
VSS_NCTF_12
VSS_NCTF_13
VSS NCTF
VSS NCTF
VSS_NCTF_14
VSS_NCTF_15
VSS_NCTF_16
VSS_NCTF_17
VSS_NCTF_18
VSS_NCTF_19
VSS_NCTF_20
VSS_NCTF_21
VSS_NCTF_22
VSS_NCTF_23
VSS_SCB_1
VSS_SCB_2
VSS_SCB_3
VSS_SCB_4
VSS_SCB_5
VSS_SCB_6
VSS_SCB_7
VSS SCB
VSS SCB
VSS_300
VSS_301
VSS_302
VSS_303
VSS_304
VSS_305
VSS_306
VSS_307
VSS_308
VSS_309
VSS_310
VSS_311
VSS_312
VSS_313
VSS_314
VSS_315
VSS_316
VSS_317
VSS_318
VSS_319
VSS_320
VSS_321
VSS_322
VSS_323
VSS_324
VSS_325
VSS_326
VSS_327
VSS_328
VSS_329
VSS_330
VSS_331
VSS_332
VSS_333
VSS_334
VSS_335
VSS_336
VSS_337
VSS_338
VSS_339
VSS_340
VSS_341
VSS_342
VSS_343
VSS_344
VSS_345
VSS_346
VSS_347
VSS_348
VSS_349
VSS_350
VSS_351
VSS_352
VSS_353
VSS_354
VSS_355
VSS_356
VSS_357
VSS_358
VSS_359
VSS_360
VSS_361
VSS_362
AM8
AK8
AH8
AF8
AD8
AB8
Y8
V8
P8
M8
K8
H8
BJ7
E7
BF6
BC5
BA5
AW5
AU5
AR5
AN5
AL5
AJ5
AG5
AE5
AC5
AA5
W5
U5
N5
L5
J5
G5
C5
BH4
BE3
U3
E3
BC1
AW1
AR1
AL1
AG1
AC1
W1
N1
J1
AU43
BB42
AW38
BA35
L29
N28
N22
N20
N14
AL13
B10
AN13
N42
N40
N38
M39
AJ38
AH38
AD38
AC38
T35
R35
AT32
AR32
U32
R32
T28
R28
AT25
AR25
T24
R24
AN19
AJ19
AA19
Y19
T19
R19
AN18
BL55
BL1
A55
D1
B55
B2
A4
2
352-(&7%8
352-(&7%8
352-(&7%8
4XDQWD&RPSXWHU,QF
4XDQWD&RPSXWHU,QF
4XDQWD&RPSXWHU,QF
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Custom
Custom
Custom
1%
1%
1%
Date: Sheet
Date: Sheet of
2
Date: Sheet of
1
GANTIGA VSS(6/6)
GANTIGA VSS(6/6)
GANTIGA VSS(6/6)
1
D3B
D3B
D3B
of
10 34 Monday, August 10, 2009
10 34 Monday, August 10, 2009
10 34 Monday, August 10, 2009
5
4
3
2
1
1RUWK%ULGJH6WUDS3LQ&RQILJXUDWLRQ7DEOH
(See DG 2.0 P306 Table 187)
(See NB EDS 1.0 P187 Table 74)
D D
Pin Name
CFG[2:0]
FSB Frequency Select
[000]= FSB 1066MHz [010] = F S B 800MHz [011] = FSB 667MHz
See Page 2 FSB selection t able
PU<4.02K> PD <2.21K> Configuration Strap description Note
CFG[4:3]
CFG5
CFG6
CFG7
CFG8
CFG9
C C
CFG10
CFG11
CFG12
CFG13
CFG[15:14]
CFG16
CFG[18:17]
B B
CFG19
CFG20
SDVO_CTRLDATA
L_DDC_DATA
DDPC_CTRLDATA
Reserved
DMI X2 Select
iTPM Host Interface
ME TLS Confident iality
Reserved
PCI Express Graphics
Lane Reversal
PCIE Loopback enable
Reserved
ALLZ
XOR
Reserved
FSB Dynamic ODT
Reserved
DMI Lane Reversal
Digital Displ ay Port
(SDVO/DP/iHDMI)
Concurrent with PCIE
SDVO Present
Local Flat Panel(LF P ) P r es ent
Digital Displ ay Present
0 = DMI X2
1 = DMI X4(Default)
0 = iTPM Host Interface is enabled
1 = iTPM Host Interface is disabled(Default)
0 = AMT Firmware will use TLS ciph er suite with no con fid entiality
1 = AMT Firmware will use TLS ciph er suite with confidentiality(Default)
0 = Reverse Lanes
1 = Normal operation(Default)
0 = Enabled
1 = Disabled (Default)
0 = ALLZ mode enable
1 = disable(Default)
0 = XOR mode enable
1 = disable(Default)
0 = Dynamic ODT disable
1 = Dynamic ODT E nable(Default)
0 = Normal (Default)
1 = Lanes Reversed
0 = Only Digital Display port (SDVO/DP/iHDMI) or PCIE is
operational (Default)
1 = Digital Display port (SDVO/DP/iHDMI) and PCI E ar e operating
simultaneously via P E G port
0 = No SDVO/HDMI/ DP Devi c e P r es ent(Default)
1 = SDVO/HDMI/ DP Devi c e pr es ent
0 = LFP Disable(Default)
1 = LFP Card Present;PCI E disable
0 = Digital display(HDMI/DP) devi c e abs ent(Default)
1 = Digital display(HDMI/DP) devi c e pr es ent
MCH_CFG5 [6]
MCH_CFG6 [6]
MCH_CFG7 [6]
MCH_CFG9 [6]
MCH_CFG10 [6]
MCH_CFG12 [6]
MCH_CFG13 [6]
MCH_CFG16 [6]
MCH_CFG19 [6]
MCH_CFG20 [6]
R97 *2.2K_4 R97 *2.2K_4
R70 *2.2K/F_4 R70 *2.2K/F_4
R72 *2.2K/F_4 R72 *2.2K/F_4
R73 *2.2K_4 R73 *2.2K_4
R75 *2.2K/F_4 R75 *2.2K/F_4
R64 *2.2K/F_4 R64 *2.2K/F_4
R77 *2.2K/F_4 R77 *2.2K/F_4
R81 *2.2K_4 R81 *2.2K_4
R93 *4.02K/F_4 R93 *4.02K/F_4
R92 *4.02K/F_4 R92 *4.02K/F_4
+3V
+3V
Strap on P18
SDVO_CTRLDATA
Strap on P17
INT_LVDS_EDIDDATA
DDPC_CTRLDATA [6]
DDPC_CTRLCLK [6]
R109 *1.5K/F_4 R109 *1.5K/F_4
R114 *1.5K/F_4 R114 *1.5K/F_4
+3V
+3V
(QDEOHL7307DEOH
Net Name
A A
PAGE
11
MCH_CFG_6
13
SPI_MOSI
14
CLGPIO5
5
PU & PD NOTE
PD 10K to GND
PU 20K to +3V_S5 SB Strap pin
PU 10K to +3V_S5 SB Strap pin
NB Strap pin
4
http://hobi-elektronika.net
3
Quanta Computer Inc.
Quanta Computer Inc.
Quanta Computer Inc.
BU3
BU3
PROJECT :
PROJECT :
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
NB (7/7)- STRAP PIN
NB (7/7)- STRAP PIN
NB (7/7)- STRAP PIN
Date: Sheet
Date: Sheet
2
Date: Sheet
PROJECT :
BU3
D3B
D3B
D3B
of
of
of
11 34 Monday, August 10, 2009
11 34 Monday, August 10, 2009
11 34 Monday, August 10, 2009
1