Thytronic NC20 User Manual

NC20

MULTIFUNCTION PROTECTION FOR

BANK CAPACITORS/HARMONIC FILTERS

WITH UNDER/OVERVOLTAGE ELEMENTS

MANUAL

NC 2 0 - Ma nu al - 0 1 - 2 015

T A B L E O F C O N T E N T S

TABLE OF CONTENTS

1 INTRODUCTION 5

Scope and liability ...........................................................................................................................................................................................5

Applicability ......................................................................................................................................................................................................5

Conformity ........................................................................................................................................................................................................5

Copyright ...........................................................................................................................................................................................................5

Warranty ...........................................................................................................................................................................................................5

Safety recommendations ...............................................................................................................................................................................5

Insulation tests ................................................................................................................................................................................................5

Product identification .....................................................................................................................................................................................6

Environment .....................................................................................................................................................................................................6

Graphical conventions ...................................................................................................................................................................................6

Glossary/definitions ........................................................................................................................................................................................6

2 GENERAL 10

Preface ........................................................................................................................................................................................................... 10

Photo .............................................................................................................................................................................................................. 10

Main features .................................................................................................................................................................................................11

3 TECHNICAL DATA 12

3.1 GENERAL ............................................................................................................................................................................................................12

Product standard for measuring relays .....................................................................................................................................................12

Mechanical data ...........................................................................................................................................................................................12

Insulation ........................................................................................................................................................................................................12

Voltage dip and interruption ........................................................................................................................................................................12

EMC tests for interference immunity .........................................................................................................................................................12

Emission ......................................................................................................................................................................................................... 13

Mechanical tests .......................................................................................................................................................................................... 13

Climatic tests ................................................................................................................................................................................................. 13

Safety ............................................................................................................................................................................................................. 13

Certifications ................................................................................................................................................................................................. 13

3.2 INPUT CIRCUITS ...............................................................................................................................................................................................14

Auxiliary power supply Uaux ......................................................................................................................................................................14

Phase current input circuits ........................................................................................................................................................................14

Unbalance neutral current input circuit ....................................................................................................................................................14

Voltage input circuits ....................................................................................................................................................................................14

Binary input circuits ......................................................................................................................................................................................14

3.3 OUTPUT CIRCUITS ............................................................................................................................................................................................14

Relays ..............................................................................................................................................................................................................14

Block output (Logic selectivity) ...................................................................................................................................................................14

3.4 MMI .....................................................................................................................................................................................................................15

3.5 COMMUNICATION INTERFACES ...................................................................................................................................................................15

Local port ........................................................................................................................................................................................................15

Remote ports ..................................................................................................................................................................................................15

3.6 GENERAL SETTINGS ........................................................................................................................................................................................16

3.7 PROTECTIVE FUNCTIONS ...............................................................................................................................................................................16

Base current - IB ...........................................................................................................................................................................................16

Discharge time - TD ......................................................................................................................................................................................16

Thermal protection with Pt100 probes - 26 ...............................................................................................................................................16

Undervoltage - 27 ..........................................................................................................................................................................................16

Undercurrent - 37 ..........................................................................................................................................................................................17

Phase unbalance - 46 ...................................................................................................................................................................................17

Neutral unbalance current - 46N ................................................................................................................................................................17

Thermal image - 49 ....................................................................................................................................................................................... 18

RMS Phase overcurrent - 50/51 ................................................................................................................................................................. 19

Phase overcurrent - 50/51 Fundamental .................................................................................................................................................. 20

Residual overcurrent - 50N/51N ................................................................................................................................................................ 20

Overvoltage - 59 .............................................................................................................................................................................................22

Breaker failure - BF .......................................................................................................................................................................................22

3.8 CONTROL AND MONITORING ....................................................................................................................................................................... 23

Trip Circuit Supervision - 74TCS ................................................................................................................................................................. 23

Selective block - BLOCK2 ........................................................................................................................................................................... 23

Circuit Breaker supervision ........................................................................................................................................................................ 23

CT supervision - 74CT .................................................................................................................................................................................. 23

Pilot wire diagnostic .................................................................................................................................................................................... 23

Demand measures ....................................................................................................................................................................................... 23

2

NC 2 0 - Ma nu al - 0 1 - 2 015

Oscillography (DFR) .................................................................................................................................................................................... 23

PLC (Programmable Logic Controller) ......................................................................................................................................................24

3.9 METERING..........................................................................................................................................................................................................24

Accuracy (type tests)....................................................................................................................................................................................24

Measures ........................................................................................................................................................................................................24

4 FUNCTION CHARACTERISTICS 25

4.1 HARDWARE DESCRIPTION .............................................................................................................................................................................25

Power supply board ......................................................................................................................................................................................26

CPU board .......................................................................................................................................................................................................26

Input board .....................................................................................................................................................................................................26

MMI (keyboard, LED and display) ..............................................................................................................................................................26

4.2 SOFTWARE DESCRIPTION ..............................................................................................................................................................................27

Base software ................................................................................................................................................................................................27

Real-time operating system .........................................................................................................................................................................27

Task ..................................................................................................................................................................................................................27

Drivers ............................................................................................................................................................................................................ 28

Application Software ................................................................................................................................................................................... 28

Data Base ...................................................................................................................................................................................................... 28

Self test (Application) .................................................................................................................................................................................. 28

Development tools (Builder) ....................................................................................................................................................................... 28

4.3 I/O DESCRIPTION ............................................................................................................................................................................................. 29

Metering inputs ............................................................................................................................................................................................ 29

Signal processing ......................................................................................................................................................................................... 29

Conventions ................................................................................................................................................................................................... 33

Use of measured values ...............................................................................................................................................................................34

Binary inputs ..................................................................................................................................................................................................35

Output relays ................................................................................................................................................................................................. 40

LED indicators ................................................................................................................................................................................................42

Communication interfaces ...........................................................................................................................................................................44

4.4 PROTECTIVE ELEMENTS .................................................................................................................................................................................45

Rated values ...................................................................................................................................................................................................45

Thermal protection with RTD thermometric probes - 26 ....................................................................................................................... 48

Undervoltage - 27 ......................................................................................................................................................................................... 50

Undercurrent - 37 ..........................................................................................................................................................................................54

TD Discharge time .........................................................................................................................................................................................56

Phase unbalance current - 46 .....................................................................................................................................................................57

Neutral unbalance current - 46N ............................................................................................................................................................... 63

Thermal image - 49 ........................................................................................................................................................................................71

Phase overcurrent - 50/51 RMS ..................................................................................................................................................................82

Phase overcurrent - 50/51 Fundamental .................................................................................................................................................. 89

Residual overcurrent - 50N/51N .................................................................................................................................................................96

Overvoltage - 59 ...........................................................................................................................................................................................106

Breaker failure - BF .................................................................................................................................................................................... 110

4.5 CONTROL AND MONITORING ......................................................................................................................................................................112

Logical block - BLOCK1 ..............................................................................................................................................................................112

Selective block -BLOCK2 ...........................................................................................................................................................................114

Remote tripping .......................................................................................................................................................................................... 119

Frequency tracking .................................................................................................................................................................................... 120

Cold Load Pickup - CLP ..............................................................................................................................................................................121

CT supervision - 74CT .................................................................................................................................................................................122

Trip circuit supervision - 74TCS................................................................................................................................................................ 123

Circuit breaker supervision .......................................................................................................................................................................126

Demand measures ..................................................................................................................................................................................... 129

Oscillography ............................................................................................................................................................................................. 129

5 MEASURES, LOGIC STATES AND COUNTERS 130

Measures ..................................................................................................................................................................................................... 130

Protection .................................................................................................................................................................................................... 130

Delayed inputs ............................................................................................................................................................................................ 130

Internal states ............................................................................................................................................................................................. 130

Relays ............................................................................................................................................................................................................131

Counters ........................................................................................................................................................................................................131

Self test .........................................................................................................................................................................................................131

Pilot wire diagnostic ...................................................................................................................................................................................132

Selective Block - BLOCK2 ..........................................................................................................................................................................132

Fault recording - SFR ..................................................................................................................................................................................132

Event recording - SER ................................................................................................................................................................................ 133

Oscillography - DFR ................................................................................................................................................................................... 133

NC 2 0 - Ma nu al - 0 1 - 2 015

3

6 INSTALLATION 135

6.1 PACKAGING .....................................................................................................................................................................................................135

6.2 MOUNTING ......................................................................................................................................................................................................135

6.3 ELECTRICAL CONNECTIONS ....................................................................................................................................................................... 139

6.4 NOMINAL CURRENT I

AND IEn SETTING ................................................................................................................................................146

n

6.5 LED ALLOCATION ........................................................................................................................................................................................... 150

6.6 FINAL OPERATIONS ...................................................................................................................................................................................... 150

7 PROGRAMMING AND SETTINGS 151

7.1 SW ThySetter...................................................................................................................................................................................................151

ThySetter installation .................................................................................................................................................................................. 151

ThySetter use ...............................................................................................................................................................................................151

7.2 MMI (Man Machine Interface) ....................................................................................................................................................................152

Reading variables (READ) ..........................................................................................................................................................................152

Setting modifying (SET) ............................................................................................................................................................................. 153

TEST ...............................................................................................................................................................................................................154

COMMUNICATION ......................................................................................................................................................................................154

Circuit breaker commands ........................................................................................................................................................................154

Enable / block changes via keyboard - Password .................................................................................................................................155

7.3 MENU TREE......................................................................................................................................................................................................157

7.4 MODULES MANAGEMENT ...........................................................................................................................................................................164

7.5 MAINTENANCE ...............................................................................................................................................................................................164

7.6 REPAIR ..............................................................................................................................................................................................................164

7.7 PACKAGING .....................................................................................................................................................................................................164

8 APPENDIX 165

8.1 APPENDIX A1 - Inverse time IEC curves ...................................................................................................................................................165

Mathematical formula ................................................................................................................................................................................165

Neutral unbalance current 46N - Standard inverse time curve (IEC 60255-3/BS142 type A) ........................................................166

Neutral unbalance current 46N - Very inverse time curve (IEC 60255-3/BS142 type B) ................................................................167

Neutral unbalance current 46N -Extremely inverse time curve (IEC 60255-3/BS142 type C) ....................................................... 168

Phase overcurrent 50/51 RMS - Standard inverse time curve (IEC 60255-3/BS142 type A) ......................................................... 169

Phase overcurrent 50/51 RMS - Very inverse time curve (IEC 60255-3/BS142 type B) ................................................................. 170

Phase overcurrent 50/51 RMS - Extremely inverse time curve (IEC 60255-3/BS142 type C) .........................................................171

Residual overcurrent 50N/51N - Standard inverse time curve (IEC 60255-3/BS142 type A) .........................................................172

Residual overcurrent 50N/51N - Very inverse time curve (IEC 60255-3/BS142 type B) ................................................................. 173

Residual overcurrent 50N/51N - Extremely inverse time curve (IEC 60255-3/BS142 type C) ........................................................174

8.2 APPENDIX A2 - Inverse time ANSI/IEEE curves .......................................................................................................................................175

Mathematical formula ................................................................................................................................................................................175

Neutral unbalance current 46N - Moderately inverse time curve (ANSI/IEEE type MI)................................................................176

Neutral unbalance current 46N - Very inverse time curve (ANSI/IEEE type VI) .............................................................................177

Neutral unbalance current 46N - Extremely inverse time curve (ANSI/IEEE type EI) ................................................................... 178

Phase overcurrent 50/51 RMS - Moderately inverse time curve (ANSI/IEEE type MI) ................................................................. 179

Phase overcurrent 50/51 RMS - Very inverse time curve (ANSI/IEEE type VI) ............................................................................... 180

Phase overcurrent 50/51 RMS - Extremely inverse time curve (ANSI/IEEE type EI) ......................................................................181

Residual overcurrent 50N/51N - Moderately inverse time curve (ANSI/IEEE type MI) .................................................................182

Residual overcurrent 50N/51N - Very inverse time curve (ANSI/IEEE type VI) .............................................................................. 183

Residual overcurrent 50N/51N - Extremely inverse time curve (ANSI/IEEE type EI) ......................................................................184

8.4 APPENDIX B1 - I/O Diagram .........................................................................................................................................................................185

8.5 APPENDIX B2 - Interfaces ............................................................................................................................................................................186

8.6 APPENDIX B3- Connection diagrams .........................................................................................................................................................187

8.7 APPENDIX C - Dimensions ........................................................................................................................................................................... 189

8.8 APPENDIX D - Setting table ......................................................................................................................................................................... 190

8.8 APPENDIX E - Revisions history ...................................................................................................................................................................226

8.9 APPENDIX F - EC Declaration of conformity ..............................................................................................................................................227

4

NC 2 0 - Ma nu al - 0 1 - 2 015

1 I N T R O D U C T I O N

Scope and liability

Applicability

Conformity

Copyright

1 INTRODUCTION

This document describes the functions, the technical data of NC20 devices; instructions for mounting, setting and commissioning are included. This manual has been checked out, however, deviations from the description cannot be completely ruled out, so that no liability in a legal sense for correctness and completeness of the information or from any damage that might result from its use is formally disclaimed. The information given in this document is reviewed regularly; any corrections and integration will be included in subsequent editions that are identiﬁ ed by the date of revision. We appreciate any suggestions for improvement. We reserve the right to make technical improvements without notice.

This manual is valid for NC20 devices with ﬁ rmware version 1.61 and following.

The product complies with the CEE directives:

EMC Council Directives: 89/336/EEC

• Low voltage Directives: 73/23/EEC

•

Warranty

Safety recommendations

DANGER

WARNING

CAUTION

Thytronic warrants devices against defects in materials and workmanship under normal use for a period of ONE (1) YEAR from the date of retail purchase by the original end-user purchaser (“Warranty Period”).

The warming contained in this document are all-important for safety; special attention must be paid to the following symbols:

Death, severe personal injury or substantial property damage will result if proper precautions

Death, severe personal injury or substantial property damage will result if proper precautions are not taken

are not taken

Death, severe personal injury or substantial property damage can result if proper precautions

Death, severe personal injury or substantial property damage can result if proper precautions are not taken.

are not taken.

Minor personal injury or property damage can result if proper precautions are not taken

Installation and commissioning must be carried out by qualiﬁ ed person; Thytronic assumes no responsibility for damages caused from improper use that does not comply all warning and caution in this manual. In particular the following requirements must be met:

Remove power before opening it.

• Verify the voltage absence by means suitable instrumentation on relay connections; attention must

• be paid to all circuits supplied by external sources (binary input, CT, etc...) Care must be taken when handling metal parts (front panel, connectors).

•

CAUTION

Insulation tests

PREFACE

Settings must be established on the basis of a coordination study.

Settings must be established on the basis of a coordination study. Numerical values inside examples have educational purpose only; they don’t be used, in no way,

Numerical values inside examples have educational purpose only; they don’t be used, in no way, for actual applications.

for actual applications.

After insulation tests, hazardous voltages (capacitor charges,...) may be arise; it is advisable to gradually reduce the test voltage avoiding to erase it abruptly.

NC 2 0 - Ma nu al - 0 1 - 2 015

5

Product identiﬁ cation

Each device is equipped with:

Identiﬁ cation label installed on the front side with following informations: code number, phase and

• residual nominal currents, auxiliary voltage range and CE mark:

Environment

Graphical conventions

5A

5A 1A

I

n

I

1A 1A

I

1A 1A

En

U

AUX

1

1 2

2 3

3 4

4 5

5

Test label with following informations: data, serial number and test operator signature.

•

5A 5A

5A

110-230 Vac/dc

NC20#JA2MMB0

I

Nn

5A 1A

U

n

100V

5A

The NC20 device must be employed according to the environment conditions shown (see technical data). In case of different environment conditions, appropriate provisions must be provided (conditioning system, humidity control, etc...). If contaminants are present (dust, corrosive substances, etc...), filters must be provided.

The CEI/IEC and ANSI symbols is employed where possible: e.g.: 51 = ANSI code concerning the overcurrent element. Following text formats are used: The ThySetter

[1]

menu: Phase overcurrent -50/51 The parameter description (measures, thresholds, operate time,...) and related value: I> element

Deﬁ nite time I>def

Note: Useful description note

Glossary/deﬁ nitions

The display messages (MMI) are shown as: NC20 Notes are highlighted with cursive letters inside colored bar

I

Relay residual nominal current

En

I

Residual CT primary nominal current

Enp

I

Relay phase nominal current

n

I

Phase CT primary nominal current

np

I

Nn

I

Nnp

Relay unbalance nominal current

Unbalance CT nominal primary current 27 Undervoltage ANSI code 46 Phase unbalance overcurrent ANSI code 46N Neutral unbalance overcurrent with inherent unbalance compensa-

tion ANSI code 49 Thermal image (for series reactor) ANSI code 50/51 Fundamental phase overcurrent ANSI code 50/51 RMS RMS phase overcurrent ANSI code 50N/51N Computed residual overcurrent ANSI code 59 Overvoltage ANSI code TD Discharge Timer BF Circuit breaker failure ANSI code 74CT CT supervision ANSI code 74TCS Trip Circuit Supervision ANSI code

DFR Digital Fault Recorder (Oscillography) SER Sequential Event Recorder SFR Sequential Fault Recorder ANSI American National Standard Institute IEEE Institute of Electrical and Electronics Engineers IEC International Electrotechnical Commission CENELEC Comité Européen de Normalisation Electrotechnique

Note 1 The graphic interface and the operation of the ThySetter software are described in the relative chapters

6

NC 2 0 - Ma nu al - 0 1 - 2 015

PREFACE

52 o CB (Circuit Breaker) Circuit Breaker 52a Auxiliary contact in the breaker that is in the same position as the

breaker. It can be assigned to a binary input to locate the CB posi-

tion (Breaker failure and/or CB diagnostic functions). (52a open = CB

open) 52b Auxiliary contact in the breaker that is in the opposite position as the

breaker (52b open = CB closed)

K1...K6...K10 Output relays Pulse Output relay with pulse operation tTR Output relay minimum pulse width Latched Output relay with latched operation (manual reset) Output relay with

latched operation (automatic reset) No-latched Output relay with no-latched operation (automatic reset)

CT Current Transformer P1 IEC nomenclature for primary polarity mark of CTs (as an alternative to

a ANSI dot) P2 IEC nomenclature for primary polarity mark of CTs (as an alternative to

a ANSI no-dot) S1 IEC nomenclature for secondary polarity mark of CTs (as an alternative

to a ANSI dot) S2 IEC nomenclature for secondary polarity mark of CTs (as an alternative

to a ANSI no-dot) Self test Diagnostic Start Leave an initial condition or reset condition (Pickup) Trip Operation (with operate time)

Operating time Duration of time interval between the instant when the character-

istic quantity in reset condition is changed, under speciﬁ ed condi-

tions, and the instant when the relay operates Dropout ratio The ratio of a reset value to an operate value in well-speciﬁ ed con-

ditions. The dropout ratio may be lower or greater than 1 according

as an over or under element is considered Reset time Duration of the time interval between the instant when the charac-

teristic quantity in operate condition is changed, under speciﬁ ed

conditions, and the instant when the relay operates. The stated reset time is related to a step variation of characteristic

quantity in operate condition to the reset condition. Overshoot time The critical impulse time for a relay which is in its reset condition,

is the longest duration a speciﬁ ed change in the input energizing

quantity(ies) (characteristic quantity), which will cause the relay

to change to operate condition, can be applied without the relay

switches. The overshoot time is the difference from the operate time

and the critical impulse time. The declared values for the overshoot time are applicable with the

lower setting value of the operation time. MMI (Man Machine Interface) Operator front panel

ThySetter Setting and monitoring software Log ﬁ le A text ﬁ le that lists actions that have occurred (ThySetter). J2SE Java Platform Standard Edition Subnet Mask (Ethernet nomenclature) Sw Software Fw Firmware Upgrade Firmware upgrade XML eXtensible Markup Language

PREFACE

NC 2 0 - Ma nu al - 0 1 - 2 015

7

Symbols

I>>

I>>)

Threshold setting (e.g. pickup

.

The value is available for reading and is adjustable by means ThySetter + MMI.

I

I ≥

I>>

I

L1

I

L2

Max[IL1,IL2,IL3]

I

L3

0T

I>> Start

IPh Block2

I>> BF_OUT

& &

≥1 ≥1

Limit block (I>> threshold).

Computation block (Max phase current)

Curve type (deﬁnite/inverse time)

Logic internal signal (output); may be a logical state

(e.g.I>> Start

) or a numerical value

It is available for reading (ThySetter + communication interface)

Logic external signal (intput); may be a command coming from a binary input or a sw command It is available for reading (ThySetter + communication interface)

Internal signal (e.g. Breaker Failure output state concerning to the 2nd threshold of the 50 element) It is not available for reading (missing arrow)

Switch

AND and NAND logic gates

OR and NOR logic gates

=1

t

ON

ON delay timer with reset (

0T

RESET

t

ON

ON delay timer without reset (

0T

t

OFF

0T

OFF delay timer (dropout) without reset (t

EXOR logic gate

t

delay)

ON

t

ON

delay)

OFF

delay)

INPUT

OUTPUT

RESET

INPUT

OUTPUT

INPUT

t

ON

t

ON

t

ON

t

ON

t

OFF

t

ON

t

ON

t

OFF

t

ON

t

OUTPUT

t

Symbols.ai

8

NC 2 0 - Ma nu al - 0 1 - 2 015

PREFACE

INPUT

t

OFF

OFF delay timer (dropout) with reset (t

T0

RESET

t

TR

0T

Latched

Minimum pulse width operation for output relays (tTR)

Latched operating mode for output relays and LEDs

OFF

delay)

OUTPUT

RESET

OUTPUT

t

INPUT

OFF

t

OFF

t

OFF

t

TR

t

TR

t

INPUT

t

Pulse operating mode for output relays

TR

OUTPUT

TR

t

TR

t

PREFACE

NC 2 0 - Ma nu al - 0 1 - 2 015

Symbols1 .ai

9

2 G E N E R A L

2 GENERAL

Preface

The relay type NC20 provides protection of shunt capacitor banks and harmonic ﬁ lter circuits. The capacitor banks may have the following conﬁ gurations: Single Wye grounded. Single Wye ungrounded (with a resistor on the output of the neutral unbalance voltage transformer in order to develop the appropriate input current for the unbalance protection). Double Wye ungrounded. The capacitor banks may be: internally/externally fused or fuseless capacitor units. A suitable compensation method is provided to compensate the inherent unbalance neutral current. Following input circuits are available:

Three phase current and one neutral unbalanced current inputs with nominal currents indepen-

•

dently selectable at 1 A or 5 A using dip-switch. Three phase voltages (line-to-ground) with nominal voltages programmable in the range 50...130 V

•

(U

=100V) .

R

•

Two binary inputs.

•

One block input (logic selectivity).

In addition to the main protection element, the breaker failure (BF), CT monitoring (74CT), Trip Circuit Supervision (TCS) and Programmable Logic controller (PLC) are also provided. Setting, programming and reading operations must be effected by means of Personal Computer with ThySetter software or by means of remote communication interface (RS485 bus and Ethernet network); all operations must be performed through MMI. According to the hardware conﬁ gurations, the NC20 protection relay can be shipped in various case styles depending on the required mounting options:

Flush.

•

Projecting mounting.

•

Rack.

•

With separate operator panel.

• Other options are:

Auxiliary power supply operating range.

•

Communication protocols.

•

Photo

10

NC 2 0 - Ma nu al - 0 1 - 2 015

GENERAL

Main features

•

Metallic case.

•

Backlight LCD 4x16 Display.

•

Eight LEDs that may be joined with matrix criteria to many and various functions.

•

RESET key to clear LED indications and latched output relays.

•

Two free settable binary inputs.

•

Independently settable for start, trip, self-test and control six output relay (K1...K6) Each output relay may be set with normally energized or normally de-energized operating mode and manual or automatic reset (latched/no-latched).

•

Rear Ethernet communication port, with MODBUS TCP/IP® protocol, with RJ45 (copper wires) or FX (optical ﬁ ber) connection.

•

Rear RS485 port, with ModBus protocol.

•

RS232 front serial port (local communication for Thysetter).

•

Real time clock with super capacitor.

The most signiﬁ cant constructive features are:

•

Galvanically insulated input and output circuits (communication and binary circuits included).

•

Optimum ﬁ ltering of input signals through combined use of analog and digital ﬁ lters.

•

Traditional electromechanical-type ﬁ nal output contacts with continuous monitoring of control coil continuity.

•

Auxiliary supply comprising a switching-type voltage stabilizing circuit having a very wide working range and a very small power dissipation

•

Nominal frequency: 50 or 60 Hz.

The most signiﬁ cant operating features are:

•

Programming of operating modes and parameters by means of the front keys and alphanumeric display, with a programming procedure based on carrying out guided selections and on explicit and immediate signalling of the operations being performed, so that such procedure can be carried out without coding tables or mnemonic informations.

•

The feature modiﬁ cation operations do not interrupt the normal functions of the relay.

•

Impossibility of programming unacceptable parameter values, thanks to the automatic limitation of top and bottom scale values for the relative setting ranges.

•

Currents are sampled 24 times per period and measured in the effective value (RMS) of the fundamental component using the DFT (Discrete Fourier Transform) algorithm and digital ﬁ lters.

•

The fault recorder (SFR) runs continuously capturing in circular mode the last twenty events upon trigger of binary input/output and/or element pickup (start-trip).

•

The event recorder (SER) runs continuously capturing in circular mode the last three hundred events upon trigger of binary input/output.

•

Digital fault recorder (DFR) in COMTRADE format (oscillography).

GENERAL

NC 2 0 - Ma nu al - 0 1 - 2 015

11

3 T E C H N I C A L D AT A

3.1 GENERAL



Product standard for measuring relays



Mechanical data

Insulation



Voltage dip and interruption



3 TECHNICAL DATA

Reference standards IEC 60255-1 Part 1: Common requirements

Mounting:

Flush.

•

Projecting.

•

Rack.

•

Separated operator panel.

• External dimensions (Flush mounting) 177 x 107 x 235 (high x width x depth) Terminals screw connection Mass (Flush mounting) 2.0 kg

Reference standards EN 60529, EN 60529/A1

Degrees of protection provided by enclosures (IP Code)

Front IP52

•

• Terminals IP20

Reference standards EN 60255-5, IEC 60255-27

High voltage test (50 Hz - 60 s)

•

Auxiliary power supply 2 kV

•

Input circuits 2 kV

•

Output circuits 2 kV

•

Output circuits (between open contacts) 1 kV

Impulse voltage withstand test (1.2/50 μs):

Auxiliary power supply 5 kV (Common mode) - 2kV (Differential mode)

•

Input circuits 5 kV

•

Output circuits 5 kV

•

Output circuits (between open contacts) 1 kV

•

Insulation resistance >100 MΩ

Reference standards EN 61000-4-29, IEC 60255-22-11

Voltage dips, short interruptions and voltage variations on dc input power port immunity tests

•

Interruption (UT=40%) 100 ms

•

Interruption (UT=0%) 50 ms

• Voltage variations (UT=80...120%) 10 s

EMC tests for interference immunity



Reference standards IEC 60255-26, EN 60255-26

Product standard for measuring relays Generic standards immunity for industrial environments EN 61000-6-2

Electromagnetic compatibility requirements for measuring relays and protection equipment

•

Apparati di automazione e controllo per centrali e stazioni elettriche

Compatibilità elettromagnetica - Immunità ENEL REMC 02

•

• Normativa di compatibilità elettromeccanica per apparati e sistemi ENEL REMC 01

Reference standards EN 60255-22-1 IEC 60255-22-1 EN 61000-4-12 EN 61000-4-12

Damped oscillatory wave

0.1 MHz and 1 MHz common mode 2.5 kV

•

0.1 MHz and 1 MHz differential mode 1.0 kV

•

Ring wave common mode 2.0 kV

•

Ring wave differential mode 1.0 kV

•

Reference standards EN 60255-22-2 IEC 60255-22-2 EN 61000-4-2 IEC 61000-4-2

Electrostatic discharge

Contact discharge 6 kV

•

Air discharge 8 kV

•

Reference standards EN 60255-22-3 IEC 60255-22-3 EN 61000-4-3 IEC 61000-4-3 Radiated radio-frequency ﬁ elds

80...1000 MHz AM 80% 10 V/m

•

900 MHz Pulse modulated 10 V/m

•

12

NC 2 0 - Ma nu al - 0 1 - 2 015

TECHNICAL DATA

Reference standards EN 60255-22-4 IEC 60255-22-4 EN 61000-4-4 IEC 61000-4-4

Fast transient burst (5/50 ns)

•

Auxiliary power supply 2 kV

•

Input circuits 4 kV

Reference standards EN 60255-22-5 IEC 60255-22-5 EN 61000-4-5 IEC 61000-4-5

High energy pulse

•

U

(line-to-ground 10 ohm, 9 μF) 2 kV

aux

•

U

(line-to-line 0 ohm, 18 μF) 1 kV

aux

•

I/O ports (line-to-ground 40 ohm, 0.5 μF) 2 kV

•

I/O ports (line-to-line 40 ohm, 0.5 μF) 1 kV

Reference standards EN 60255-22-6 IEC 60255-22-6 EN 61000-4-6 IEC 61000-4-6

Conducted radio-frequency ﬁ elds

•

0.15...80 MHz AM 80% 1kHz 10 V

Reference standards EN 60255-22-7 IEC 60255-22-7 EN 61000-4-16 IEC 61000-4-16

Power frequency immunity tests

•

Dc voltage 30 V

•

50 Hz continuously 30 V

•

50 Hz 1 s 300 V

•

0.015...150 kHz 30 V

Reference standards EN 61000-4-8 IEC 61000-4-8

Magnetic ﬁ eld 50 Hz

•

50 Hz continuously 100 A/m

•

50 Hz 1 s 1 kA/m

Emission



Mechanical tests



Climatic tests



Safety



Certiﬁ cations



Reference standards EN 61000-4-10 IEC 61000-4-10

Damped oscillatory magnetic ﬁ eld

•

Damped oscillatory wave 0.1 MHz 30 A/m

• Damped oscillatory wave 1 MHz 30 A/m

Reference standards EN 60255-25 IEC 60255-25 EN 61000-6-4 IEC 61000-6-4 EN 55011 CISPR 11

Electromagnetic emission tests

Conducted emission auxiliary power supply 0.15...0.5 MHz 79 dB μV

•

Conducted emission auxiliary power supply 0.5...30 MHz 73 dB μV

•

Radiated emission 30...230 MHz 40 dB μV/m

•

• Radiated emission 230...1000 MHz 47 dB μV/m

Reference standards EN 60255-21-1 EN 60255-21-2 RMEC01

Vibration, shock, bump and seismic tests on measuring relays and protection equipment

EN 60255-21-1 Vibration tests (sinusoidal) Class 1

•

• EN 60255-21-2 Shock and bump test Class 1

Reference standards IEC 60068-x ENEL R CLI 01 CEI 50

Environmental testing

Ambient temperature -25...+70 °C Storage temperature -40...+85 °C Relative humidity 10...95 % Atmospheric pressure 70...110 kPa

Reference standards IEC 60255-27

Safety requirements for electrical equipment for measurement, control and laboratory use

Pollution degree 3 Reference voltage 250 V Overvoltage category III

Reference standards

Product standard for measuring relays EN 50263 CE Conformity

EMC Directive 2004/108/EC

•

Low Voltage Directive 2006/95/CE

• Type tests IEC 60255-1

TECHNICAL DATA

NC 2 0 - Ma nu al - 0 1 - 2 015

13

3.2 INPUT CIRCUITS



Auxiliary power supply Uaux

Phase current input circuits



Voltage Nominal value (range) 24...48 V~/-

115...230 V~/110...220 VOperative range (each one of the above nominal values) 19...60 V~/-

85...265 V~/75...300 VInrush current (max)

24 V- 6 A, 5 ms

•

48 V- 14 A, 5 ms

•

110 V- 20 A, 1 ms

•

230 V~ 50 A, 1 ms

•

Frequency (for alternate voltage supply) 45...66 Hz Max distortion factor ( for alternating voltage supply) 15% Max alternating component (for dc voltage supply):

Full wave rectiﬁ ed sine wave 100 %

•

Sine wave 80 %

• Power consumption:

Maximum (energized relays, Ethernet TX) 10 W (20 VA)

•

• Maximum (energized relays, Ethernet FX) 15 W (25 VA)

Relay nominal phase current In 1 A or 5 A selectable by dip-switch Permanent overload 25 A Thermal overload (1 s) 500 A Dynamic overload (half cycle) 1250 A Rated consumption (for any phase) ≤ 0.002 VA with I ≤ 0.04 VA with I

n

=5 A

n

=1 A

Unbalance neutral current input circuit



Voltage input circuits



Binary input circuits



3.3 OUTPUT CIRCUITS

Relays



Relay nominal unbalance nominal current INn 1 A or 5 A selectable by dip-switch Permanent overload 25 A Thermal overload (1 s) 500 A Dynamic overload (half cycle) 1250 A Rated consumption ≤ 0.006 VA with I ≤ 0.12 VA with I

En

=5 A

=1 A

Relay nominal voltage Un 50...130 V (UR = 100 V) Permanent overload 1.3 U Thermal overload (1 s) 2 U

R

Rated consumption (for any phase) ≤ 0.5 VA

Quantity 2 Type optocoupler Operative range 24...265 V~/Min activation voltage U Max consumption, energized I

18 V

DIGmin

3 mA

DIG

Quantity 6 Type of contacts K1, K2 changeover (SPDT, type C) Type of contacts K3, K4, K5 make (SPST-NO, type A) Type of contacts K6 break (SPST-NC, type B) Nominal current 8 A Nominal voltage/max switching voltage 250 V~/400 V~ Breaking capacity:

Direct current (L/R = 40 ms) 50 W

•

Alternating current (λ = 0,4) 1250 VA

• Make 1000 W/VA Short duration current (0,5 s) 30 A Minimum switching load 300 mW (5 V/ 5 mA) Life:

Mechanical 10

•

Electrical 10

•

6

operations

5

operations

Block output (Logic selectivity)



14

Quantity 1 Type optocoupler

NC 2 0 - Ma nu al - 0 1 - 2 015

TECHNICAL DATA

3.4 MMI

3.5 COMMUNICATION INTERFACES



Local port



Remote ports

Display LCD alfanumerico 16x4

LEDs Quantity 8

•

ON/fail (green) 1

•

Start (yellow) 1

•

Trip (red) 1

•

Freely allocatable (red) 5

Keyboard 8 keys

Connection RJ10 Baud rate 19200 bps Parity None Protocol Modbus RTU®

RS485

Connection screw terminals

•

Baud rate 1200...57600 bps

•

Protocol ModBus®RTU

• IEC 60870-5-103 DNP3

Ethernet 100BaseT

Connection Optical ﬁ ber 1300 nm, ST

•

100 Base TX, RJ45 Baud rate 100 Mbps

•

Protocol ModBus®TCP/IP,

• IEC61850 - Level A

TECHNICAL DATA

NC 2 0 - Ma nu al - 0 1 - 2 015

15

3.6 GENERAL SETTINGS

Relay nominal frequency (fn) 50, 60 Hz Relay phase nominal current (I Phase CT primary nominal current (Inp) 1 A...10 kA

1...499 A (step 1 A)

500...4990 A (step 10 A)

5000...10000 A (step 100 A) Relay unbalance neutral nominal current (I Unbalance neutral CT primary nominal current (I

1...499 A (step 1 A)

500...4990 A (step 10 A)

5000...10000 A (step 100 A) Relay nominal voltage (U Line VT primary nominal voltage (U

50...499 V (step 1 V)

500...4990 V (step 10 V)

5000...49900 V (step 100 V)

50000...500000 V (step 1000 V)

3.7 PROTECTIVE FUNCTIONS



Base current - IB



Discharge time - TD



Thermal protection with Pt100 probes - 26

ThAL1...8 Alarm:

Th>1...8 Trip:

Base current (IB) 0.10...2.50 In (step 0.01 In)

tD Discharge operating time (tD) 0.1...100.0 min (step 0.1 min)

Alarm threshold 26 PT1...PT8 (Th Operating time ThAL1...8 (tTh

Trip threshold 26 PT1...PT8 (Th> Operating time ThAL1...8 (tTh>

) 1 A or 5 A

n

) 1 A o 5 A

Nn

) 50...130 V (step 1 V)

n

[2]

) 50 V...500 kV

np

) 0...200 °C

AL1...8

) 0....100 s

AL1...8

) 0...200 °C

1...8

) 0....100 s

1...8

) 1 A...10 kA

Nnp

[1]

Undervoltage - 27



Common conﬁ guration:

U< Element

U<<Element

Deﬁ nite time

Inverse time

Deﬁ nite time

27 Operating logic (Logic27) AND/OR

U< Curve type (U<

) DEFINITE/INVERSE

Curve

27 First threshold deﬁ nite time (

U<

Operating time (tU<

def

) 0.03...100.0 s

def

U

<

) 0.05...1.10 Un (step 0.01 Un)

def

[3]

0.03...9.99 s (step 0.01 s)

10.0...100.0 s (step 0.1 s)

27 First threshold inverse time (

U<

Operating time (tU<

inv

U

<

) 0.05...1.10 Un (step 0.01 Un)

inv

) 0.10...100.0 s

inv

0.10...9.99 s (step 0.01 s)

10.0...100.0 s (step 0.1 s)

27 Second threshold deﬁ nite time (

U<<

Operating time (tU<<

def

U

<<

) 0.05...1.10 Un (step 0.01 Un)

) 0.03...100.0 s

def

0.03...9.99 s (step 0.01 s)

10.0...100.0 s (step 0.1 s) Pickup time ≤ 0.03 s Dropout ratio 1.03...1.05 Dropout time ≤ 0.05 s Overshoot time 0.03 s Pickup accuracy ± 0.3% with 0.1U

, ± 0.1% with 1Un/E

n/En

Operate time accuracy 5% or ± 10 ms

n

Note 1 The nominal current settings doesn’t concern the protection elements; they must agree with hardware setting (dip-switch 1 A or 5 A) .

Note 2 The 26 element is available when the MPT module is connect on Thybus and enabled

Note 3 The mathematical formula for INVERSE curve is: t= 0.75 ∙ t

t = operating time (in seconds) tU< U = input voltage U<

16

= operatie time setting (in seconds)

inv

= threshold setting

inv

/ [1 - (U/U<

U<inv

NC 2 0 - Ma nu al - 0 1 - 2 015

)]

inv

TECHNICAL DATA

Undercurrent - 37



I< Element

I<< Element



Phase unbalance - 46

I2> Element

[1]

Deﬁ nite time

I<

Operating logic OR

def

37 First threshold deﬁ nite time (

I<

Operating time (tI<

def

I

<

) 0.05...1.00 I

def

) 0.04...200.0 s

def

[2]

n

0.04...9.99 s (step 0.01 s)

10.0...99.9 s (step 0.1 s)

100...200 s (step 1 s)

I<<

Operating logic AND

def

37 Second threshold deﬁ nite time (

U<<

Operating time (tI<<

def

I

<<

) 0.05...1.00 U

) 0.04...200.0 s

def

[3]

n

0.04...9.99 s (step 0.01 s)

10.0...99.9 s (step 0.1 s)

100...200 s (step 1 s) Pickup time ≤ 0.04 s Dropout ratio 1.03...1.05 Dropout time ≤ 0.05 s Overshoot time 0.04 s Pickup accuracy ± 0.5% with 0.1I ± 0.2% with 1I

,

n

Operate time accuracy 5% or ± 10 ms

I

> Activation time (t

2CLP

>) 0.00...100.0 s

2CLP

0.00...9.99 s (step 0.01 s)

10.0...100.0 s (step 0.1 s)

I

> Reset time delay (t2>

2

RES)

0.00...100.0 s

0.00...9.99 s (step 0.01 s)

10.0...100.0 s (step 0.1 s)

46 First threshold deﬁ nite time (I

I

within CLP (I

2>def

I

Operating time (t2>

2>def

) 1...150 %(step 1 %)

2CLP>def

) 0.05...60.0 s

def

) 1...150 % (step 1 %)

2>def

0.05...9.99 s (step 0.01 s)

10.0...60.0 s (step 0.1 s)

I

>> Element

2

I

>> Activation time (t

2CLP

>>) 0.00...100.0 s

2CLP

0.00...9.99 s (step 0.01 s)

10.0...100.0 s (step 0.1 s)

I

>> Reset time delay (t2>>

2

RES)

0.00...100.0 s

0.00...9.99 s (step 0.01 s)

10.0...100.0 s (step 0.1 s)

Deﬁ nite time

46 Second threshold deﬁ nite time (I I

within CLP (I

2>>def

I

Operating time (t2>>

2>>def

2CLP>>def

) 1...150 % (step 1 %)

) 0.05...60.0 s

def

) 1...150 % (step 1 %)

2>>def

0.05...9.99 s (step 0.01 s)

10.0...60.0 s (step 0.1 s) Pickup time ≤ 0.04 s

Dropout ratio 0.95...0.98 Dropout time ≤ 0.05 s Overshoot time 0.04 s Pickup accuracy ± 1% with I

≥ 0.5 In

2

Operate time accuracy 5% or ± 10 ms



Neutral unbalance current - 46N

Common conﬁ guration:

[5]

[4]

Compensation current (IC) 0.01...0.50 Compensation angle (φ

) 0...359° (step 1°)

C

I

(step 0.01

Nn

I

Nn

Automatic compensation enable (ACE) ON/OFF

Note 1 The 37 protection is based on RMS value measurement of three phase currents (the computed RMS value takes into account the contribution

of fundamental and harmonic up to eleventh order.)

Note 2 Starting of

Note 3 Starting of

Note 4 The 46N protection is based on INC neutral compensated current INC = IN - IC (IN = RMS value of fundamental component for neutral current,

IC = compensation setting for neutral current).

Note 5 Setting of the compensation parameters are available inside the Set\46N Compensation menu, common for the A and B proﬁ les

TECHNICAL DATA

I

<

threshold takes place when at least one phase currents is undershot.

def

I

<<

threshold takes place when all three phase currents are undershot.

def

NC 2 0 - Ma nu al - 0 1 - 2 015

)

17

I

N>AL

I

Element

N>

I

N>>

Element

Deﬁ nite time

Inverse time

Deﬁ nite time

I

Activation time (t

NCLP>AL

) 0.00...100.0 s

NCL>PAL

0.00...9.99 s (step 0.01 s)

10.0...100.0 s (step 0.1 s)

46N Alarm threshold deﬁ nite time (I

I

N>ALdef

I

N>ALdef

within CLP (I

NCLP>ALdef

Operating time (t

) 0.01...1.00

) 0.03...500 s

N>ALdef

) 0.01...1.00

N>ALdef

I

(step 0.01

Nn

I

(step 0.01

Nn

I

)

Nn

I

)

Nn

0.03...9.99 s (step 0.01 s)

10.0...99.9 s (step 0.1 s)

100...500 s (step 1 s)

I

Curve type (IN>Curve) DEFINITE, IEC/BS A, B, C,

N>

ANSI/IEEE MI, VI, EI

I

> Activation time (t

NCLP

46N First threshold deﬁ nite time (I

I

within CLP (I

N>def

I

Operating time (tN>

N>def

NCLP>def

) 0.00...100.0 s (step 0.01 s)

NCLP >

) 0.01...2.00

N>def

) 0.01...2.00

) 0.03...50.0 s

def

I

Nn

I

Nn

(step 0.01 (step 0.01

I

)

Nn

I

)

Nn

0.03...9.99 s (step 0.01 s)

10.0...50.0 s (step 0.1 s)

[1]

46N First threshold inverse time (I I

within CLP (I

N>inv

I

Operating time (t

N>inv

) 0.01...1.00

NCLP>inv

) 0.02...60.0 s

N>inv

) 0.01...1.00

N>inv

I

(step 0.01

Nn

I

(step 0.01

Nn

I

)

Nn

I

)

Nn

0.02...9.99 s (step 0.01 s)

10.0...60.0 s (step 0.1 s)

I

>> Activation time (t

NCLP

) 0.00...100.0 s

NCLP >>

0.00...9.99 s (step 0.01 s)

10.0...100.0 s (step 0.1 s)

46N Second threshold deﬁ nite time (I

I

within CLP (I

N>>def

I

Operating time (t

N>>def

NCLP>>def

) 0.01...2.00

) 0.03...50.0 s

N>>def

N>>def)

0.01...2.00

I

(step 0.01

Nn

I

(step 0.01

Nn

I

)

Nn

I

)

Nn

Pickup time ≤ 0.04 s Dropout ratio 0.95...0.98 Dropout time ≤ 0.05 s Overshoot time 0.04 s Pickup accuracy ± 1% with 0.1 I

, ± 1% with 1 I

Nn

Operate time accuracy 5% or ± 10 ms

Thermal image - 49



[2]

Common conﬁ guration:

Initial thermal image Reduction factor at inrush (K

Δ

θ

(DthIN) 0.0...1.0

IN

) 1.0...3.0 (step 0.1)

INR

Thermal time constant τ (T) 1...200 min (step 1 min) Dth

activation time (t

CLP

) 0.00...100.0 s

dthCLP

0.00...9.99 s (step 0.01 s)

10.0...100.0 s (step 0.1 s)

DthAL1 Element

49 First alarm threshold

(Dth

) 0.3...1.0

AL1

DthAL2 Element

49 Second alarm threshold

(Dth

) 0.5...1.2

AL2

Dth> Element

49 Trip threshold (Dth>) 1.100...1.300 Pickup accuracy ± 1% with 0.1 I Operate time accuracy 5% or ± 10 ms

Note 1 Standard Inverse Time (IEC 255-3/BS142 type A or SIT): t = 0.14 · t Very Inverse Time (IEC 255-3/BS142 type B or VIT): t = 13.5 · t Extremely Inverse Time (IEC 255-3/BS142 type C or EIT): t = 80 · t Moderately Inverse (ANSI/IEEE type MI): t = t Very Inverse (ANSI/IEEE type VI): t = t Extremely Inverse (ANSI/IEEE type EI): t = t INC: Neutral compensated current (see note 2) t: operate time I t Asymptotic reference value: 1.1 I Minimum operate time: 0.1 s Equation is valid for 1.1 ≤ INC/I

Note 2 The equivalent thermal current is based on the greater RMS phase current. I

18

: threshold setting

N>inv

: operate time setting

N>inv

value takes into account the contribution of fundamental and harmonic up to eleventh order.

N>inv

≤ 20, with I

pickup ≥ 0.15 INn, the upper limit is 3 I

N>inv

NC 2 0 - Ma nu al - 0 1 - 2 015

N>inv

· {0.01 / [(INC/I

N>inv

· {3.922 / [(INC/I

N>inv

· {5.64 / [(INC/I

N>inv

/ [(INC/I

= I

th

N>inv

LMAX

N>inv

)2 - 1]

N>inv

Nn

= max(I

/ [(INC/I

N>inv

) - 1]

0.02

)

- 1] + 0.023}

)2 - 1] + 0.098}

)2 - 1] + 0.024}

L1RMS

)

, I

0.02

- 1]

L2RMS

Δ

, I

θB (step 0.1 ΔθB)

Δ

θB (step 0.001 ΔθB)

, ± 1% with 1 I

n

); the computed RMS

L3RMS

TECHNICAL DATA

n



RMS Phase overcurrent - 50/51

I>AL element

Deﬁ nite time

[1]

I

Activation time (t

CLP>AL

) 0.00...100.0 s

CLP>AL

0.00...9.99 s (step 0.01 s)

10.0...100.0 s (step 0.1 s)

50/51 Alarm threshold deﬁ nite time (I>

) 0.100...10.00

ALdef

I

n

0.100...0.999 In (step 0.001 In)

1.00...10.00 I

I>

within CLP (I

ALdef

CLP>ALdef

) 0.100...10.00

(step 0.01 In)

n

I

n

0.100...0.999 In (step 0.001 In)

1.00...10.00 I

I>

Operate time (t>

ALdef

) 0.03...200 s

ALdef

(step 0.01 In)

n

0.03...9.99 s (step 0.01 s)

10.0...99.9 s (step 0.1 s)

100...200 s (step 1 s)

I> Element

Deﬁ nite time

Inverse time

I> Curve type (I>

) DEFINITE

Curve

IEC/BS A, B, C ANSI/IEEE MI, VI, EI CAPACITOR

I

> Activation time (t

CLP

) 0.00...100.0 s

CLP>

0.00...9.99 s (step 0.01 s)

10.0...100.0 s (step 0.1 s) I> Reset time delay (t>

) 0.00...100.0 s

RES

0.00...9.99 s (step 0.01 s)

10.0...100.0 s (step 0.1 s)

50/51 First threshold deﬁ nite time (I>

0.100...0.999 I

1.00...10.00 I I>

within CLP (I

def

) 0.100...10.00 In

CLP>def

0.100...0.999 I

1.00...10.00 I I>

Operating time (t>

def

) 0.03...200.00 s

def

) 0.100...10.00 In

def

(step 0.001 In)

n

(step 0.01 In)

n

(step 0.001 In)

n

(step 0.01 In)

n

0.03...9.99 s (step 0.01 s)

10.0...99.9 s (step 0.1 s)

100...200 s (step 1 s)

[2]

50/51 First threshold inverse time (I>

0.100...0.999 I

1.00...10.00 I I>

within CLP (I

inv

) 0.100...10.00 In

CLP>inv

0.100...0.999 I

1.00...10.00 I I>

Operating time (t>

inv

) 0.02...60.0 s

inv

) 0.100...10.00 In

inv

(step 0.001 In)

n

(step 0.01 In)

n

(step 0.001 In)

n

(step 0.01 In)

n

0.02...9.99 s (step 0.01 s)

10.0...60.0 s (step 0.1 s) Pickup time ≤ 0.03 s

Dropout ratio 0.95...0.98 Dropout time ≤ 0.05 s Overshoot time 0.03 s Pickup accuracy ± 0.5% with 0.1 I

, ± 0.2% with 1 I

n

Operate time accuracy 5% or ± 10 ms

n

Note 1 The RMS 50/51 protection is based on RMS value measurement of three phase currents (the computed RMS value takes into account the con-

tribution of fundamental and harmonic up to eleventh order).

Note 2

Standard Inverse Time (IEC 255-3/BS142 type A or SIT): t = 0.14 · t> Very Inverse Time (IEC 255-3/BS142 type B or VIT): t = 13.5 · t> Extremely Inverse Time (IEC 255-3/BS142 type C or EIT): t = 80 · t> Moderately Inverse (ANSI/IEEE type MI): t = t> Very Inverse (ANSI/IEEE type VI): t = t> Extremely Inverse (ANSI/IEEE type EI): t = t> CAPACITOR: t = t> I

: RMS input current

RMS

· {0.01 / [(I

inv

· {3.922 / [(I

inv

· {5.64 / [(I

inv

· {50000 / [1.1 · (I

inv

/ [(I

inv

RMS

/ [(I

inv

RMS

/ [(I

inv

RMS

/I>

RMS

/I> /I>

/I>

inv

/I>

)

inv

) - 1]

inv

)2 - 1]

inv

RMS

0.02

- 1]

0.02

)

- 1] + 0.023}

)2 - 1] + 0.098}

)2 - 1] + 0.024}

/I>

)17 - 1]} + 0.1

inv

t: operate time I> t> Asymptotic reference value: 1.1 I>

: threshold setting

inv

: operate time setting

inv

Minimum operate time: 0.1 s Equation is valid for 1.1 ≤ I With I>

TECHNICAL DATA

pickup ≥ 2.5 In, the upper limit is 50 I

inv

RMS

/I>

≤ 20

inv

n

NC 2 0 - Ma nu al - 0 1 - 2 015

19

Phase overcurrent - 50/51 Fundamental



I>> Element

I

>> Activation time (t

CLP

) 0.00...100.0 s

CLP>>

0.00...9.99 s (step 0.01 s)

10.0...100.0 s (step 0.1 s) I>> Reset time delay (t>>

RES)

0.00...100.0 s

0.00...9.99 s (step 0.01 s)

10.0...100.0 s (step 0.1 s)

Deﬁ nite time

I>>> Element

Deﬁ nite time

Residual overcurrent - 50N/51N



IE> Element

Deﬁ nite time

50/51 Second threshold deﬁ nite time (I>>

) 0.100...40.0 I

def

n

0.100...0.999 In (step 0.001 In)

1.00...9.99 I

10.0...40.0 I I>>

within CLP (I

def

) 0.100...40.0 I

CLP>>def

(step 0.01 In)

n

(step 0.1 In)

n

0.100...0.999 In (step 0.001 In)

1.00...9.99 I

10.0...40.0 I I>>

Operating time (t>>

def

I

>>> Activation time (t

CLP

) 0.03...10.00 s (step 0.01 s)

def

) 0.00...100.0 s

CLP >>>

(step 0.01 In)

n

(step 0.1 In)

n

0.00...9.99 s (step 0.01 s)

10.0...100.0 s (step 0.1 s) I>>> Reset time delay (t>>>

RES)

0.00...100.0 s

0.00...9.99 s (step 0.01 s)

10.0...100.0 s (step 0.1 s)

50/51 Third threshold deﬁ nite time (I>>>

) 0.100...40.0 I

def

n

0.100...0.999 In (step 0.001 In)

1.00...9.99 I

10.0...40.0 I I>>>

within CLP (I

def

CLP >>>def

) 0.100...40.0 I

(step 0.01 In)

n

(step 0.1 In)

n

0.100...0.999 In (step 0.001 In)

1.00...9.99 I

10.0...40.0 I I>>>

Operating time (t>>>

def

) 0.03...10.00 s (step 0.01 s)

def

(step 0.01 In)

n

(step 0.1 In)

n

Pickup time ≤ 0.03 s Dropout ratio 0.95...0.98 Dropout time ≤ 0.05 s Overshoot time 0.03 s Pickup accuracy ± 0.5% with 0.1 I

, ± 0.2% with 1 I

n

Operate time accuracy 5% or ± 10 ms

[1]

I

> Curve type (IE>

E

) DEFINITE

Curve

IEC/BS A, B, C ANSI/IEEE MI, VI, EI

I

> Activation time (t

ECLP

) 0.00...100.0 s

ECLP>

0.00...9.99 s (step 0.01 s)

10.0...100.0 s (step 0.1 s)

I

> Reset time delay (tE>

E

) 0.00...100.0 s

RES

0.00...9.99 s (step 0.01 s)

10.0...100.0 s (step 0.1 s)

50N/51N First threshold deﬁ nite time (I

0.100...0.999 I

1.00...10.00 I

I

E>def

within CLP (I

) 0.100...10.00 I

ECLP>def

) 0.100...10.00 In

E>def

(step 0.001 In)

n

(step 0.01 In)

n

0.100...0.999 In (step 0.001 In)

1.00...10.00 I

I

Operating time (tE>

E>def

) 0.04...200 s

def

(step 0.01 In)

n

0.04...9.99 s (step 0.01 s)

10.0...99.9 s (step 0.1 s)

100...200 s (step 1 s)

n

Note 1 The residual current is calculated from the vector sum of the three phase currents (I

20

NC 2 0 - Ma nu al - 0 1 - 2 015

EC

= I

+ IL2 + I

L1

).

L3

TECHNICAL DATA

Inverse time

[1]

50N/51N First threshold inverse time (IE>

0.100...0.999 I

1.00...10.00 I

I

E>inv

within CLP (I

) 0.100...10.00 In

ECLP>inv

0.100...0.999 I

1.00...10.00 I

I

Operating time (tE>

E>inv

) 0.02...60.0 s

inv

) 0.100...10.00 In

inv

(step 0.001 In)

n

(step 0.01 In)

n

(step 0.001 In)

n

(step 0.01 In)

n

0.02...9.99 s (step 0.01 s)

10.0...60.0 s (step 0.1 s)

IE>> Element

IE>>> Element

Deﬁ nite time

I

>> Activation time (t

ECLP

) 0.00...100.0 s

ECLP>>

0.00...9.99 s (step 0.01 s)

10.0...100.0 s (step 0.1 s)

I

>> Reset time delay (tE>>

E

RES)

0.00...100.0 s

0.00...9.99 s (step 0.01 s)

10.0...100.0 s (step 0.1 s)

50N/51N Second threshold deﬁ nite time (I

0.100...0.999 I

1.00...9.99 I

10.0...40.0 I

I

E>>def

within CLP (I

ECLP>>def

) 0.100...40.0 In

0.100...0.999 I

1.00...9.99 I

10.0...40.0 I

I

Operating time (tE>>

E>>def

I

>>> Activation time (t

ECLP

) 0.03...10.00 s (step 0.01 s)

def

) 0.00...100.0 s

ECL P>>>

0.100...40.0 In

E>>def

(step 0.001 In)

n

(step 0.01 In)

n

(step 0.01 In)

n

(step 0.001 In)

n

(step 0.01 In)

n

(step 0.01 In)

n

0.00...9.99 s (step 0.01 s)

10.0...100.0 s (step 0.1 s)

I

>>> Reset time delay (tE>>>

E

RES)

0.00...100.0 s

0.00...9.99 s (step 0.01 s)

10.0...100.0 s (step 0.1 s)

50N/51N Third threshold deﬁ nite time (I

0.100...0.999 I

1.00...9.99 I

10.0...40.0 I

I

>>>

E

within CLP (I

def

ECLP>>>def

) 0.100...40.0 In

0.100...0.999 I

1.00...9.99 I

10.0...40.0 I

I

>>>

Operating time (tE>>>

E

def

>>>

) 0.100...40.0 In

E

def

(step 0.001 In)

n

(step 0.01 In)

n

(step 0.01 In)

n

(step 0.001 In)

n

(step 0.01 In)

n

(step 0.01 In)

n

) 0.03...10.00 s (step 0.01 s)

Pickup time ≤ 0.03 s Dropout ratio 0.95...0.98 Dropout time ≤ 0.05 s Overshoot time 0.04 s Pickup accuracy ± 4% with 0.1 I ± 1% with 1 I Operate time accuracy 5% or ± 10 ms

Note 1

Standard Inverse Time (IEC 255-3/BS142 type A or SIT): t = 0.14 · tE> Very Inverse Time (IEC 255-3/BS142 type B or VIT): t = 13.5 · t Extremely Inverse Time (IEC 255-3/BS142 type C or EIT): t = 80 · t Moderately Inverse (ANSI/IEEE type MI): t = t Very Inverse (ANSI/IEEE type VI): t = t Extremely Inverse (ANSI/IEEE type EI): t = t IEC: calculated residual current t: operate time IE> tE> Asymptotic reference value: 1.1 IE> Minimum operate time: 0.1 s Equation is valid for 1.1 ≤ IE> With IE> pickup ≥ 2.5 In, the upper limit is 50 I

TECHNICAL DATA

: threshold setting

inv

: operate time setting

inv

≤ 20

n

NC 2 0 - Ma nu al - 0 1 - 2 015

inv

E>inv

/ [(IEC/IE>

E>inv

· {0.01 / [(IEC/IE>

E>inv

· {3.922 / [(IEC/IE>

E>inv

· {5.64 / [(IEC/IE>

E>inv

/ [(IEC/IE>

0.02

)

inv

) - 1]

inv

)2 - 1]

inv

0.02

)

inv

)2 - 1] + 0.098}

inv

)2 - 1] + 0.024}

inv

n

- 1]

- 1] + 0.023}

21

Overvoltage - 59



Common conﬁ guration:

U> Element

U>> Element



Breaker failure - BF

Deﬁ nite time

Inverse time

Deﬁ nite time

59 Operating logic (Logic 59) AND/OR

U> Curve type (U>

) DEFINITE/INVERSE

Curve

59 First threshold deﬁ nite time (

U>

Operating time (tU>

def

) 0.03...100.0 s

def

U

>

) 0.50...1.50 Un (step 0.01 Un)

def

[1]

0.03...9.99 s (step 0.01 s)

10.0...100.0 s (step 0.1 s)

59 First threshold inverse time (

U>

Operating time (tU>

inv

U

>

) 0.50...1.50 Un (step 0.01 Un)

inv

) 0.10...100.0 s

inv

0.10...9.99 s (step 0.01 s)

10.0...100.0 s (step 0.1 s)

59 Second threshold deﬁ nite time (

U>>

Operating time (tU>>

def

U

>>

) 0.50...1.50 Un (step 0.01 Un)

) 0.03...100.0 s

def

0.03...9.99 s (step 0.01 s)

10.0...100.0 s (step 0.1 s) Pickup time ≤ 0.03 s Dropout ratio 0.95...0.98 Dropout time ≤ 0.05 s Overshoot time 0.03 s Pickup accuracy ± 0.3% with 0.1U

, ± 0.1% with 1U

n

Operate time accuracy 5% or ± 10 ms

BF Phase current threshold (IBF>) 0.05...1.00 In (step 0.01 In) BF Residual current threshold (I BF Time delay (t

0.06...10.00 s (step 0.01 s)

BF)

>) 0.05...1.00 In (step 0.01 In)

EBF

Dropout ratio 0.95...0.98 Dropout time ≤ 0.05 s

I

>Pickup accuracy ± 0.5% with 0.1 I

BF

± 0.2% with 1 I

I

>Pickup accuracy ± 0.5% with 0.01 I

EBF

± 0.2% with 1 I

n

En

tBF Operate time accuracy 5% or ± 10 ms

n

Note 1 The mathematical formula for INVERSE curve is: t = (0.5 ∙ t

t: operating time (in seconds) tU> U: input voltage U> Asymptotic reference value: 1.1 U> Minimum operate time: 0.1 s Equation is valid for 1.1 ≤ U/U> With U> pickup ≥ 0.5 Un, the upper limit is 2 U

22

: operating time setting (referred to U/U>

inv

: threshold setting

inv

≤ 4

inv

n

U>inv

= 1.5 )

inv

NC 2 0 - Ma nu al - 0 1 - 2 015

) / [(U/U>

inv

) - 1 ]

TECHNICAL DATA

3.8 CONTROL AND MONITORING



Trip Circuit Supervision - 74TCS

Selective block - BLOCK2



Selective block IN:

Selective block OUT:

Circuit Breaker supervision



Circuit breaker diagnostic

Operate time:

One binary input supervision 40 s

• Two binary inputs supervision 2 s

•

Reset time delay:

One binary input supervision 6 s

• Two binary inputs supervision 0.6 s

•

BLIN1 Selective block operating mode (ModeBLIN1) OFF-ON IPh/IE-ON IPh-ON IE

•

BLIN maximum activation time for phase protections (t

•

BLIN maximum activation time for ground protections (t

•

BLOUT1 Selective block operating mode (ModeBLOUT1) OFF-ON IPh/IE-ON IPh-ON IE

•

BLOUT Dropout time for phase protections (t

•

BLOUT Dropout time for ground protections (t

•

BLOUT Dropout time for ground and phase protections (t

) 0.00...1.00 s (step 0.01 s)

F-IPh

) 0.00...1.00 s (step 0.01 s)

F-IE

Number of CB trips threshold (N.Open) 0...10000

Cumulative CB tripping currents threshold (SumI) 0....5000 I

Cumulative CB tripping I2t threshold (SumI^2t) 0....5000 I

Circuit Breaker opening time for I^2t calculation (t Circuit Breaker maximum allowed opening time (t

break

0.10...10.00 s (step 0.01 s)

B-IPh)

0.10...10.00 s (step 0.01 s)

B-IE)

) 0.00...10.00 s (step 0.01 s)

F-IPh/IE

(step 1)

(step 1 In)

n

2

∙s (step 1 I

n

) 0.05...1.00 s (step 0.01 s)

>) 0.05...1.00 s (step 0.01 s)

2

∙s)

CT supervision - 74CT



Pilot wire diagnostic



Demand measures



Oscillography (DFR)



Trigger setup:

[1]

Set sample channels

Set analog channels

Set digital channels:

74CT Threshold (S<) 0.10...0.95 (step 0.01) 74CT Overcurrent threshold (I*) 0.10...1.00 In (step 0.01 In)

S< Operating time delay (t

<) 0.03...200 s

S

0.03...9.99 s (step 0.01 s)

10.0...99.9 s (step 0.1 s)

100...200 s (step 1 s)

Dropout ratio for the I

pickup 0.95...0.98

*

Dropout time ≤ 0.05 s Pickup accuracy S< ± 1% with 0.1 I Pickup accuracy I

± 0.5% with 0.1 In , ± 0.2% with 1 I

*

, ± 0.5% with 1 I

n

Operate time accuracy 5% or ± 10 ms

BLOUT1 Diagnostic pulse period (PulseBLOUT1) OFF-0.1-1-5-10-60-120 s

•

BLIN1 Diagnostic pulse control time interval (PulseBLIN1) OFF-0.1-1-5-10-60-120 s

•

Fix on demand period (t

•

Rolling on demand period (t

•

Number of cycles for rolling on demand (N.

Format Recording mode Sampling rate

Pre-trigger time

•

Post-trigger time

•

i

•

Analog 1...Analog 12 Frequency, I I φ

•

Digital 1...Digital 12 K1... K6, K7...K10,

IN1, IN2, IN3...IN42

1...60 min (step 1 min)

FIX)

1...60 min (step 1 min)

ROL)

1...24 (step 1)

ROL)

COMTRADE

circular

> 1 kHz

0.05...1.00 s (step 0.01 s)

0.05...60.00 s (step 0.05 s)

, uL1, iL2, uL2, iL3, uL3, i

L1

, IL2, IL3, IEC, IN, INC,

L1

, I

L1rms

L2rms

(PhiN), φNC (PhiNC), T1...T8

N

, UL1, UL2, UL3,

L3rms

[3]

n

N

[2]

Note 1 For the DFR function a licence is required; call Thytronic for purchasing.

Note 2 The measures of temperature are available only when the MPT module on Thybus is enabled (eigth Pt100 inputs)

Note 3 Output relay K7...K10 and binary input IN3...IN42 states are available only when the concerning I/O circuits are implemented (MRI and MID16

modules on Thybus)

TECHNICAL DATA

NC 2 0 - Ma nu al - 0 1 - 2 015

23

PLC (Programmable Logic Controller)



Inputs:

Outputs:

3.9 METERING



Accuracy (type tests)

[1]

Reference standard IEC 61131-3 Language

[2]

IL (Instruction List)

Binary inputs IN1, IN2 on board IN8...IN10 with MRI module IN11...IN26 with one MID16 module IN27...IN42 with two MID16 modules Delayed binary inputs

[3]

IN1, IN2 on board IN8...IN10 with MRI module IN11...IN26 with one MID16 module IN27...IN42 with two MID16 modules Start (all elements) Start U<, Start U<<,...etc

Trip (all elements) Trip U<, Trip U<<,...etc

Measures IL1, IL2,...etc

Temper ature P t10 0

Block inputs BLK2IN-Iph, BLK2IN-IE,...etc

Relays K11...K6 on board K7...K10 with MRI module LEDs START, TRIP, L1...L6 on board L7...L10 with MRI module Block outputs BLK2OUT-Iph, BLK2OUT-IE,...etc Current converter DAC

MEASURE Reference values

Phase current 0.1 I

Neutral current 0.01 I

Calculated residual current 0.1...1 I

Phase voltage 0.1 U

Frequency 0.02 U

n

ECn

n

Accuracy

Reference values

0.2% 1 I

0.3% 1 I 2% 1 I

0.2% 1 U

3 mHz 1 U

n

ECn

n

Pickup and operate time 1.5 x setting for fist element 5% ± 10 ms 2.5 x setting for other elements 5% ± 10 ms



Measures

Direct

Frequency (f ) RMS value of fundamental component for phase currents (I RMS phase currents (I RMS value of fundamental component for input voltages (U RMS value of fundamental component for unbalance neutral current (I

, IL2, IL3)

L1 L1RMS

, UL2, UL3)

L1

)

N

, I

L2RMS

, I

Calculated

Thermal image (DTheta)

Displacement angle of I RMS value of fundamental component for compensated neutral current (I Displacement angle of I RMS value of fundamental component for calculated residual current (I Maximum RMS current bet ween I Minimum RMS current between I Average RMS current bet ween I Maximum RMS voltage of fundamental component between U Average RMS voltage of fundamental component bet ween U Harmonic distortion factor for phase currents THD [THDL1% = 100∙√(I [THDL2% = 100∙√(I [THDL3% = 100∙√(I Unbalance phase current I2 = [max (I

with respect to IL1 (PhiN)

N

with respect to IL1 (PhiNC)

NC

L1RMS-IL2RMS-IL3RMS

-THDL2-THD

L1

L1...IL3

(I (I [I

L1-UL2-UL3 (ULMAX

L1-UL2-UL3 [UL

2

+...+I

L1

2

+...+I

L2

2

+...+I

L2

) - min (I

NC

EC LMAX-RMS LMIN-RMS

= (I

L-RMS

L3

L1-11th

L2-11th L3-11th

L1...IL3

= IN - IC)

)

L1RMS+IL2RMS+IL3RMS

= (UL1+UL2+UL3)/3]

2

)/IL1] = 100∙I

2

)/IL2] = 100∙I

2

)/IL3] = 100∙I

)] / mean (I

Demand phase

RMS phase currents ﬁ xed demand (I RMS phase currents rolling demand (I RMS phase currents peak demand (I RMS phase currents minimum demand (I

L1FIX L1ROL L1MAX L1MIN

, I

L2FIX

L2ROL

, I

L2MAX

L2MIN

, I

L3FIX

, I

L3ROL

, I

L3RMS

)

L3MAX

L3MIN

Accuracy

0.03%

0.02%

0.3%

0.03% 2 mHz

)

L1RMS/IL1

L2RMS/IL1 L3RMS/IL1

L1...IL3

)

)/3]

)

Note 1 For the PLC function a licence is required; call Thytronic for purchasing.

Note2 With ThySetter V3.4.3 release and compiler IEC 61131-3 V1.2.7 only the IL language is implemented (Instruction List); other languages, according with IEC 61131 standard (ST (Structured Text)), LD (Ladder Diagram), FBD (Function Block Diagram), SFC (Sequential

Functional Chart), will be available soon

Note 3 The input state is acquired downstream the tON and tOFF timers

24

NC 2 0 - Ma nu al - 0 1 - 2 015

TECHNICAL DATA

4 F U N C T I O N C H A R A C T E R I S T I C S

4 FUNCTION CHARACTERISTICS

4.1 HARDWARE DESCRIPTION

MMI

LCD

LEDs

LCD

Thybus

EEprom

RS232

Flash SRam

The following ﬁ gure illustrates the basic structure of the relay

ETHERNET

RS485

EEprom

CPU

RTC

EEprom

SPI

DUAL

DUAL PORT

PORT

SRam

DSP

≈

≈ ≈

≈

1A/5A

INPUT MODULE

+5 V

+10 V

+5 V

+10 V

POWER SUPPLY

POWER SUPPLY BOARD

-10 V

Uaux

+24 V

0 V

POWER FAIL

RESET

POWER FAIL

RESET

CPU BOARD

BINARY INPUTS

BLOCK I/O

BLKIN

BLKOUT

RELAYS

K1...K6

IN1

IN2

Input

Output contacts

hw.ai

FUNCTION CHARACTERISTICS

Printed boards hold the circuit components arranged according to a modular allocation of the main functions.

NC 2 0 - Ma nu al - 0 1 - 2 015

25

Power supply board

CPU board

Analog processing

All the components necessary for conversion and stabilization functions are present. Two versions are envisaged suited to the input ranges 24...48 V and 115...230 V. The circuit provides stabilized voltages of +10 V and -10 V, required for the analogue measurement, +24V for relays and +5 V for supplying the digital circuits. The circuit board additionally comprises: INPUT CIRCUITS:

Two binary input circuits,

• One block input circuit (BLIN1).

•

The logical input circuits and the block circuits include photo-couplers which provide for galvanic separation. OUTPUT CIRCUITS:

One block output circuit (BLOUT 1),

• Six output relays (k1...K6).

•

This circuit board contains all the circuits necessary for performing the analogue and digital processing of the signals.

The following are envisaged:

•

Anti aliasing ﬁ lter circuits,

•

Ampliﬁ er circuits for conditioning the input signals,

•

Reference voltage adjustment circuits for the measurement A/D converter.

The Pro-n relays use a DSP processor operating at 40 MHz; it performs all the processing on the analogue signals and furthermore coordinates management of the TX-RX signals to the CPU. The input currents are sampled at a frequency of 24 samples per period by means of a dual conversion system which allows the attainment of information pertaining to polarity and amplitude with high resolution. The measurement criterion allows precise measurement of even those signals having a unidirectional component, such as transient currents with overlapping exponential, which typically appear during faults. The circuit board also houses the output relays with the corresponding command and control circuits, communication circuits, buttons, LCD display, LEDs and the key switch.

CPU

A 32 bit CPU is provided. The following are envisaged:

•

Real Time Clock circuits with oscillator and super capacitor,

•

RS232 communication port,

•

RS485 communication port,

•

Thybus communication circuits for external modules and MMI board,

•

Network communication circuits (optional Ethernet).

Memories:

•

SRam: high speed static memory, used for data and cache,

•

Flash memory: used for fw storage and upgrade,

•

EEprom memory: used for calibration data storage,

•

Dual port Ram for data transfer between CPU and DSP.

Input board

•

Three CTs committed for phase currents acquisition,

•

One CT committed for neutral current acquisition.

The input circuits are suitable for 1 A or 5 A external CTs.

•

Three VTs committed for phase voltages acquisition.

MMI (keyboard, LED and display)

The MMI module (Man Machine Interface) includes:

•

An eight keys 8 keyboard,

•

a backlight LCD display,

•

Eight signalling LEDs,

The removable plug allows separation of the MMI module for free access to the CPU board when DIP-switch setting is required.

Note 1 The phase and residual nominal currents must be adjusted by means dip-switch.

26

NC 2 0 - Ma nu al - 0 1 - 2 015

[1]

FUNCTION CHARACTERISTICS

4.2 SOFTWARE DESCRIPTION

RTOS timer

sampling

SIMBOLOGIA

RTOS timer

RAM/EPROM

RAM/EPROM memory check

memory check

DSP

RTC refresh

Oscillography

The program which handles operation of the Pro-N relays is made up of three fundamental elements

shown in the following block diagram.

Ethernet RS232

KEYS

EEPROM

EEPROM update

update

Diagnostic

Data Base

Counters

Events

Measures

Ethernet RS232

RS485

PC com

Messages

DATA BASE

MMI

RTOS timer

KEYS

TIMER

Sync

I/O boards

+

Binary inputs

Output relays

LEDs

Fast devices

EEPROM

Slow devices

Thybus

I/O

Task

task

Drivers

RTOS timer

Task

Drivers

Operating System Timer

Operating System Timer Interrupt

Interrupt

Base software

Real-time operating system

Task

sw.ai

Single modules are application independent with modular and scalable structure.

The system can be assimilated to the PC BIOS (Basic Input-Output System); three main function are

provided:

•

Start-up test execution;

•

RAM loading of the operating system;

•

Provide a suitable interface to access the relay hardware.

An embedded operative system is employed suitable for real-time applications (RTOS). A multithread preemptive structure is able to menage several task with multiple priority levels .

The kernel represents the nucleus of the system: it includes the processing functions closest to the

electronic circuits. In addition, the kernel manages a service communication protocol known as Basic Protocol (BP).

The task (process e thread) are the base components.

Example are:

•

Keyboard management

•

RTC (Real Time Clock) updating

•

RAM/EEPROM updating

•

Diagnostic

•

Input acquisition

•

Output relay management

•

MMI

•

I/O updating

•

DSP data processing

FUNCTION CHARACTERISTICS

NC 2 0 - Ma nu al - 0 1 - 2 015

27

DSP Firmware

Drivers

Application Software

Base protocol (kernel)

Communication (drivers)

By means of Discrete Fourier Transform calculation, based on 24 samples/period, information is deduced in relation to the amplitude and phase of all the current measurements; these are constantly updated and at the disposal of all the protection and control application algorithms.

Inside the driver library, all the specialized module for protection and control function are provided.

They are the link from kernel and application layer. Examples are:

•

Data base management

•

PC messages management

•

TCP/IP messages management

•

Basic Protocol management

•

Counter management

•

Event and fault management

•

Measuring management

•

Oscillography management

The software acts the specialization of the base system; all protective and control elements are

inside it.

The main modules ate:

•

Diagnostic function for application layer,

•

Input management (binary inputs),

•

Protective functions,

•

Event recording,

•

Output management (LEDs and relays)

Each element (Kernel, Drivers and Application) may, in turn, be split into modules:

The module known as the Basic Protocol (BP) manages the service communication between the

kernel and the other modules through the communication buses with the following services:

•

Data and information exchange,

•

Calibration,

•

Upgrade fw DSP,

•

Upgrade application sw

The ModBus TCP/IP protocol, with ethernet interface, the ModBus RTU, IEC 60870-5-103 and DNP3

protocol over RS485 interface and the ModBus RTU RS232 for ThySetter are provided.

MMI (drivers)

Data Base

Self test (Application)

Development tools (Builder)

The drivers deal with the menu management (MMi and/or communication messages).

The data base is split into three main sections:

•

RAM for volatile data,

•

REE and PAR for non volatile data.

The main hw and sw function are permanently veriﬁ ed in background; no additional delay are intro-

duced. In particular the following function are tested:

•

Reference voltages;

•

Output relays;

•

Sw ﬂ ow with execution time monitoring;

•

REE and PAR data congruence.

For the development of the project, a CASE instrument has been developed, responsible for the optimized production of software code for the management of collaboration, the database and the MMI data and the Xml ﬁ les used for communication. The automatic code generation criteria ensures the quality of the result in terms of the reusability, veriﬁ ability and maintainability of the software life cycle.

28

NC 2 0 - Ma nu al - 0 1 - 2 015

FUNCTION CHARACTERISTICS

4.3 I/O DESCRIPTION

Metering inputs

Signal processing

The following input are provided:

•

Three phase current inputs.

•

One unbalance neutral current input.

•

The nominal currents are independently adjustable at 1 A or 5 A through DIP-switches.

•

Three phase voltage inputs with programmable nominal voltages within range 50...130 V (U

=100 V).

R

The nominal voltages is user adjustable inside a wide setting range, so the relays can be employed

on plants with TV different secondary voltages.

52

Three phase voltage inputs

Three phase current inputs

Neutral unbalance current input

NC20

sensori.ai

The input circuits are appropriately dimensioned in order to withstand currents and voltages which

arise when a fault occurs, both in transient and steady state condition.

Various processing levels are involved:

•

Acquisition (base level).

•

Direct measures of physical channels (ﬁ rst level).

•

Calculated measures (second level).

•

Derived (third level).

The measures concerning a level are based on data worked out in the previous level.

For each level the required resources concerning the priority for tasks (conditioning circuits, DSP and CPU) are on hand.

ACQUISITION (base level)

The input signals are sampled 24 times per period:

ACQUISITION

INSTANTANEOUS MEASURES

acquisizione.ai

- i

- u

≈

...i

L1

L3

N

...u

L1

L3

Phase current instantaneous values Unbalance neutral current instantaneous value Phase voltage instantaneous values

From the sampled quantities, several measures are computed for protection, monitoring and metering purposes.

•

Direct

•

Calculated

•

Harmonic

•

Demand

FUNCTION CHARACTERISTICS

NC 2 0 - Ma nu al - 0 1 - 2 015

29

Direct

Frequency. The measure of period is taken preferably from voltage inputs; when all voltage are

• missing the input current are employed.

ACQUISITION

≈

ACQUISITION

u

L1

f

u

L2

T

u

L3

i

L1

i

L2

T

i

L3

f

L1, IL2, IL3

VT

U

L1

U

L2

U

L3

CT

I

L1

I

L2

I

L3

Samples are processed by means DFT (Discrete Fourier Transform) algorithm and the phase and amplitude of fundamental are computed:

Phase currents (RMS value of the fundamental and harmonic components) I

•

(Hz)

F.a i

ACQUISITION

CT

•

Phase currents (RMS value) I

I

L1

I

L2

I

L3

•

Phase voltages (RMS value of the fundamental component) UL1, UL2, U

VT

ACQUISITION

≈

L1RMS, IL2RMS, IL3RMS

I

= √(I

I

= √(I

L1RMS

= √(I

I

L2RMS

= √(I

I

L3RMS

ACQUISITION

≈

iL1, iL2, i

L3

2

L1

L2

L3

2

+ I

+... I

+ I

+... I

L1-2nd

2

+ I

L2-2nd

2

+ I

L3-2nd

u

2

+... I

2

+... I

, uL2, u

L1

L1-11th

L2-11th

L3-11th

L3

DFT

2

)

2

)

DFT

IL1, IL2, I

I

L1-2nd

I

L1-11th

UL1, UL2, U

, I

L3

L2-2nd

L2-11th

L3

, I

I

L3

L3-2nd

, I

L3-11th

L1RMS

L2RMS

L3RMS

(En)

(In)

IL1RMS.ai

IL1.ai

UL1.ai

•

Unbalanced neutral current (RMS value of the fundamental component) I

ACQUISITION

CT

I

N

30

NC 2 0 - Ma nu al - 0 1 - 2 015

ACQUISITION

≈

i

N

DFT

N

I

N

(INn)

FUNCTION CHARACTERISTICS

IN.ai

Calculated

By means vector addition of direct measures the following are calculated (RMS value of fundamen-

tal components):

Residual current (RMS value of the fundamental component) I

•

ACQUISITION

CT

•

Harmonic distortion factor for phase currents THDL1, THDL2, THD

I

L1RMS

I

L1

I

L2RMS

I

L2

I

L3RMS

I

L3

•

Thermal image Δθ

I

L1RMS

I

L2RMS

I

L3RMS

Ith = max(I

ACQUISITION

≈

THDL1% = 10 0 ∙I

THDL2% = 10 0 ∙I

THDL3% = 10 0 ∙I

, I

L1RMS

L2RMS

L1RMS

L2RMS

, I

L1RMS

L2RMS

L3RMS

iL1, iL2, i

/ I

)

L3

L1

L2

L3

EC

i

EC

∑

L3

dΔθ

dt

DFT

THDL1% (%)

THDL2% (%)

THDL3% (%)

( )

Δθ

+=

T+ T+

I

EC

I

th

I

B

(In)

IECOMP.ai

THD.ai

2

Δθ

(Δθ

Theta.ai

)

B

•

Displacement angle of the IN neutral current respect the IL1 phase current: (φN)PhiN

•

Displacement angle of the I (φ

)PhiNC

N

I

N

I

NC

I

C

I

L1

•

Maximum RMS value between I

•

Minimum current between I

•

Average current between I

I

L1RMS

I

L2RMS

I

L3RMS

•

Maximum voltage between UL1-UL2-U

•

Average voltage between (UL1+UL2+UL3)/3 U

I

L1RMS

I

L2RMS

I

L3RMS

compensated neutral current respect the IL1 phase current:

NC

ϕ

(PhiN)

ϕ

(PhiN)

N

L3RMS

I

, I

L3RMS

, I

L3RMS

, I

U

Lmax L

, I

L3RMS

, I

L3RMS

, I

I

L3RMS

N

ϕ

(PhiNC)

ϕ

(PhiNC)

NC

Lmax-RMS Lmin-RMS L-R MS

)

I

Lmax-RMS

I

Lmin-RMS

I

L-R MS

I

Lmax-RMS

I

Lmin-RMS

I

L-R MS

ϕ

= IN- I

ϕ

= IN- I

N

ϕ

= ϕN- ϕ

ϕ

= ϕN- ϕ

NC

L1RMS

max(I

max(I min(I

min(I mean(I

mean(I

max(I

max(I min(I

min(I mean(I

mean(I

L1RMS

, I

L2RMS

L1RMS

L1

C

, I

L2RMS

L1RMS

L2RMS

, I

L3RMS

, I

L2RMS

, I

L2RMS

, I

L2RMS

L3

, I

L2RMS

, I

L2RMS

, I

L2RMS

, I

L3RMS

(° )

Fase.ai

AV-RMS.ai

FUNCTION CHARACTERISTICS

NC 2 0 - Ma nu al - 0 1 - 2 015

31

Demand

•

Phase ﬁ xed demand (I

Inside an adjustable time interval t

I

, active power ±P and reactive power ±Q of measures taken every second. The average values are

L3

L1FIX

, I

L2FIX

)

L3FIX

, an average magnitude is calculated for phase currents IL1, IL2,

FIX

stored at the end of the same time interval.

I

L1

I

L2

I

L3

1s

t

FIX

FIXtFIXtFIX

FIX

FIXtFIXtFIX

I

LxFIX

t

∙ 60

FIX

1

¥

t

∙ 60

t

∙ 60

FIX

n=1

I

Lxn

I

L1FIX

, I

L2FIX,IL3FIX

Fix-Demand.ai

(In)

•

Phase rolling demand (I

Inside an adjustable time interval N

I

, IL2, IL3, active power ±P and reactive power ±Q of measures taken every second, where t

L1

the length of any time subinterval and N

L1ROL

, I

L2ROL

, I

)

L3ROL

, an average magnitude is calculated for phase currents

ROL∙tROL

is the number of the time intervals. The average values

ROL

are stored at the end of the same time subinterval.

N

Rolling demand example with

Rolling demand example with Average inside subinterval t

Average inside subinterval t

I

L1

I

L2

1s

I

L3

•

Phase peak (I

1s

t

ROLtROL

012345

L1MAX

t

ROLtROLtROL

N

ROL

, I

L2MAX

Inside an adjustable time interval t

I

, IL3, active power ±P and reactive power ±Q of measures taken every second. The average values

L2

are stored at the end of the same time interval t

Maximum value of averages inside time interval

Maximum value of averages inside time interval Average inside time interval

Average inside time interval

I

L1

I

L2

I

L3

1s

t

ROLtROLtROLtROLtROLtROL

N

=4

ROL

t

1

∙60

t

∙60

ROL

Lxk

¥

k=1

t

∙60

t

∙60

ROL

Lxn

¥

n=1

N

ROL

1

I

t

ROL

6

)

L3MAX

, the maximum magnitude is calculated for phase currents IL1,

ROL

t

ROL

1

= I

LxROL

(Rolling demand common parameter).

ROL

t

ROL

I

LxMAX

¥

N

ROL

t

ROL

n=1 n

= I

MAX

t

ROL

I

L1ROL

I

L2ROL

I

L3ROL

I

L1MAX

I

L2MAX

I

L3MAX

Rol-Demand.ai

ROL

(In)

is

Max-Demand.ai

•

Phase ,inimum (I

Inside an adjustable time interval t

I

, IL3, active power ±P and reactive power ±Q of measures taken every second. The average values

L2

are stored at the end of the same time interval t

I

L1

I

L2

I

L3

32

1s

t

ROLtROLtROLtROLtROLtROL

, I

L1MIN

L2MIN

Minimum value of averaged inside time intervalt

Minimum value of averaged inside time intervalt Average inside time interval

Average inside time interval

Reset

NC 2 0 - Ma nu al - 0 1 - 2 015

)

L3MIN

, the minimum magnitude is calculated for phase currents IL1,

ROL

t

ROL

(Rolling demand common parameter).

ROL

I

L1MIN

I

L2MIN

I

L3MIN

= I

I

MIN

LxMIN

t

∙60

t

∙60

ROL

1

Lxn

¥

t

∙60

t

∙60

ROL

n=1

FUNCTION CHARACTERISTICS

(In)

Min-Demand.ai

Conventions

Phase rotation direction

Cyclic phase sequence order

The conventional rotation direction for the current phasors is counter-clockwise.

fasori.ai fasori.ai

For three phase rotating currents, a direct cyclic sequence is deﬁ ned when the three phases are L1, L2, L3 ordered, while an inverse cyclic sequence is deﬁ ned when the three phases are L1, L3, L2 ordered.

U

L1

U

L3

Direct sequence cyclic order Inverse sequence cyclic order

U

L2

U

L2

U

L1

U

L3

fasori1.ai

FUNCTION CHARACTERISTICS

NC 2 0 - Ma nu al - 0 1 - 2 015

33

Use of measured values

PROTECTION

L3RMSI

, I

L3

L2RMS

L3

I

, I

, i

L2

I

i

L1,

L1RMS,

L1,

i

f

N

i

I

INI

L3

, U

, u

L2

U

u

L1,

ECOMP

i

Binary input IN1, IN2

Output relay K1...K6

U

u

Logic block (Block1)

Start LED L1...L5

Trip LED L1...L5

Breaker failure (BF)

Cold Load Pickup (CLP)

Selective block (Block2)

Undervoltage - 27 Undercurrent - 37 Discharge timer- TD Phase unbalance current - 46

Neutral unbalance current - 46N Thermal image - 49 RMS phase overcurrent - 50/51 Fundamental frequency phase overcurrent - 50/51 Residual overcurrent - 50N/51N Overvoltage - 59 Breaker failure - BF

CONTROL & MONITORING

Trip Circuit Supervision - TCS Circuit Breaker supervision Logic block - Block1 Selective block - Block2 Frequency tracking - IF Self

EVENT RECORDING (SER)

Event 0 Event 1 Event 2 Event ... Event 299

g gggg g

g gggg

g

g ggggggg

g g ggggg

ggggg

g

ggg

g

gggg

FAULT RECORDING (SFR)

Fault 0 Fault 1 Fault 2 Fault ... Fault 19

g gg gg gggg

DIGITAL FAULT RECORDER (OSCILLOGRAPHY)

Record 1 Record 2 Record 3 Record ...

gggggggggggg

34

NC 2 0 - Ma nu al - 0 1 - 2 015

FUNCTION CHARACTERISTICS

Binary inputs

Two binary inputs are available. The dry inputs must be powered with an external voltage, (usually the auxiliary power supply). The connections are shown in the schematic diagrams. The following settings can be used to conﬁ gure each input:

Logic Active-ON (activated when powered), or Active-OFF (activated when power is turned off).

• ON Timer (OFF-to-ON time delay) and OFF Timer (ON-to-OFF time delay).

• Binary input allocation.

•

Adjustable debounce timer allows any transient to decay avoiding false activation of the input; the positive transition is acquired if the input is permanently high for a time interval longer than the t

ON

setting delay; similarly for the negative transitions, the negative transition is acquired if the input is permanently high for a time interval longer than the t

BINARY INPUT

setting delay.

OFF

INTERNAL STATE

t

ON

t

ON

t

OFF

t

OFF

t

binary-timers.ai

In the above shown diagram, INTERNAL STATE represents the logical state of the binary input used in the following processing.

Each binary input may be matched to one of the following default functions.

FUNCTIONS

Reset LEDs

Set profile (switching setting A and B)

Fault trigger (fault recording)

DFR trigger (Oscillography)

Block2 IPh/IE (selective block from phase and/or ground elements)

Block2 IPh (selective block from phase elements)

Block2 IE (selective block from ground elements)

Block1 (logic block)

TCS1 (Trip Circuit Supervision)

TCS2 (Trip Circuit Supervision)

Trip ProtExt (trip from external protection relays)

Reset counters

Reset CB Monitor (clear CB monitoring data)

52a (CB auxiliary contact)

52b (CB auxiliary contact)

Open CB command

Close CB command

Preset DTheta (thermal image preset)

Reset discharge remaining time

Reset full discharge counters

27 Element disabling

Remote trip

Reset on demand measures

Binary inputs

IN1 IN2

gg

FUNCTION CHARACTERISTICS

NC 2 0 - Ma nu al - 0 1 - 2 015

35

Reset LEDs

If the element tripped have gone back to rest condition, the latched LEDs and/or relays may be reset.

Logic

n.c.

n.c. n.o.

n.o.

Logic

Reset LEDs

Binary input allocation for reset signalling (LEDs)

INx tO N

INx

t

INx

t

ON

T0

Binary input INx

Set proﬁ le

Inside Pro_N devices, two independent setting proﬁ les (A and B) are available. Whereas different settings are required, they are made in the setting proﬁ les and stored in the non volatile memory of relay. Applicable setting proﬁ le is activated usually via a binary input; when the programmed input is activated, the proﬁ le B becomes operative as a replacement for the default proﬁ le A.

Set (ON≡turn on LED/relay)

INx tO F F

Reset (ON≡turn off LED/relay)

INx

t

Reset (ON≡turn off LED/relay)

OFF

T0

Proﬁle AProﬁle B

Set-Reset latch

S

≥

TRIPPING MATRIX

(LED+RELAYS)

TRIPPING MATRIX

&

Proﬁle A Proﬁle selectionProﬁle B

≥

R

[1]

(A, B, from binary input)

(LED+RELAYS)

Reset-led.ai

INx tO F F

Logic

n.c.

n.c. n.o.

n.o.

Logic

Set proﬁle

Binary input allocation for switching of setting proﬁles

INx tO N

INx

t

INx

t

ON

T0

Binary input INx

INx tO F F

INx

Fault trigger

When the programmed input is activated, a trigger is issued for fault record SFR). Data storing takes place with the same procedure resulting from a trip of any protective elements

INx tO F F

Logic

n.c.

n.c. n.o.

n.o.

Logic

Fault trigger

Binary input allocation for fault recorder trigger

INx tO N

INx

t

INx

t

ON

T0

Binary input INx

INx tO F F

INx

OFF≡Proﬁle A, ON≡Proﬁle B

t

OFF

T0

t

OFF

T0

Protection

Protection element

element

Switch-proﬁle.ai

Fault recording

I

->I

L1

L1r

L1

L1r

IL2->I

L2r

.....

≥1

.....

DTheta->D Theta-r

Inputs

Outputs

Faul t cause inf o

Trigger-faults.ai

Note 1 To enable the proﬁ le switching the “Input-selected” parameter must be set inside the “Proﬁ le selection” submenu. If multiple setting groups are not required, Group A is the default selection

36

NC 2 0 - Ma nu al - 0 1 - 2 015

FUNCTION CHARACTERISTICS

Block2 IPh/IE

A change in status of a binary input effects a block protective elements:

I

>, IN> and IN>> (46),

•

NAL

DthAL1, DthAL2 and Dth (49),

• I>> and I>>> (50/51),

• I

•

and I> (50/51 RMS).

AL

and ground fault:

•

I

>, IE>> and IE>>> (50N/51N).

E

The application of the IN1 and IN2 binary inputs for the acquisition of Block2 (selective block) com-

ing from external protection relays is shown in the following ﬁ gure (one phase overcurrent and one phase and residual overcurrent protection).

Block2 input enable (ON≡Enable)

Block2 IN

Block2IPh/IE

Binary input allocation for logic selectivity (Block2)

Block2 input enable (ON≡Enable)

FROM OVERCURRENT PROTECTIONS

FROM ANY PROTECTIONS

Logic

n.c.

n.c. n.o.

n.o.

FROM EARTH FAULT PROTECTIONS

INx

t

INx

T0

Binary input INx

t

ON

t

ON

INx

t

OFF

t

OFF

T0

IPh/IE Block2

t

≥1

T0

t

≥1

T0

Block2 input

[1]

common for the following phase and ground

towards reset timer

&

B-Iph

t

B-Iph

B-IE

t

B-IE

&

≥1

xxxxx Trip Block2

IPh Block2 input

Block2 IN

diagnostic

IE Block2 input

BlockIph-Ie.ai

Block2 IPh

A change in status of a binary input effects a block

•

I

NAL

•

DthAL1, DthAL2 and Dth (49),

•

I>> and I>>> (50/51),

•

I

and I> (50/51 RMS),

AL

Block2 IE

A change in status of a binary input effects a block

•

I

>, IE>> e IE>>> (50N/51N).

E

Block1

A change in status of a binary input effects a block for a length of time equal to the activation of the input[3]; the element pickup that wish be blocked must be enabled (the Block1 parameter must be set to ON in the concerning menu).

The application of the IN1 binary input for the acquisition of the Block1 (logic block) coming from

external signal is shown in the following ﬁ gure; in the example the block signal is ORed with Block2 (selective block) to block the generic (xxx) element.

Enable (ON≡Enable)

Block1

Binary input allocation for logic block (Block1)

Enable (ON≡Enable)

Logic

n.c.

n.c. n.o.

n.o.

Logic

INx tO N

IN1

T0

Binary input INx

INx tO F F

t

ON

IN1

>, IN> and IN>> (46),

from Block2 (ON≡Block)

&

t

OFF

T0

[2]

for the following phase protective elements:

[1]

for the following earth protective elements:

[4]

Blocking

≥1

Blocking

Block1 input (ON≡Block)

xxxx Block1

Block1

Block1.ai

Note 1 The exhaustive treatment of the Block 2 function is described in the “Logic selectivity” paragraph.

Note 2 The exhaustive treatment of the Block 2 function is described in the “Logic selectivity” paragraph. The application of the inputs for the acquisition of Block2 (selective block) for Phase (Block2 Iph) and earth protective functions (Block2 IE) is

similar to that illustrated in the scheme concerning the Block2 IphIIE

Note 3 Unlike the Block2 (selective block), that houses a safety logic founded on programmable timers, the Block1 (logic block) keeps block of the

protection for the whole time when the input is active.

Note 4 The activation of one binary input produces indiscriminately a block of all protective elements programmed for being blocked from Block1

FUNCTION CHARACTERISTICS

NC 2 0 - Ma nu al - 0 1 - 2 015

37

TCS1 and TCS2

Trip ProtExt

Trip Circuit Supervision.

Supervision with one or two binary input can be performed.

The exhaustive treatment of the TCS function is described in the concerning paragraph.

+UAUX

TCS1

TRIP

TCS2

52

-UAUX

Trip Circuit Supervision - 74TCS with two binary inputs

52a 52b

n.c.

n.c. n.o.

n.o.

n.c.

n.c. n.o.

n.o.

Logic

IN1 tON

IN1

T0

Binary input INx

IN1 tON

IN1

T0

Binary input INx

IN1 tOF F

t

ON

t

ON

IN1

0

IN1 tOF F

IN1

0

t

OFF

t

OFF

74TCS logic

TCS2.ai

The binary input detects a trip coming from an external protective relay: the information is available

for the breaker failure function (BF).

Logic

n.c.

n.c. n.o.

n.o.

Logic

Trip ProtExt

IN+

+UAUX

-UAUX

Binary input allocation for trip acquisition from external protection device

IN+

IN-

IN1 tON

INx

t

INx

t

ON

T0

Binary input INx

Reset counters

A change in status of a binary input effects a reset of all start/trip partial counters.

Reset CB Monitor

A change in status of a binary input effects a reset of all counters concerning the circuit breaker diagnostic:

Breaking Sum phase I

•

Breaking Sum phase I

•

Breaking Sum phase I

•

Breaking SumI2t phase I

•

Breaking SumI2t phase I

•

Breaking SumI2t phase I

•

CB Open counter

L1

L2 L3

L1

L2 L3

52a-52b

The CB position can be acquired by means of binary inputs connected to the auxiliary contacts: the

information is used in the following functions:

•

CB position (open-closed)

•

CB diagnostic (N. of operations, trip time)

•

Breaker Failure (BF)

UAUX

Logic

52a

INx

52

52a

Binary input allocation for CB state acquisition

52b

UAUX

INx

52b

n.c.

n.c. n.o.

n.o.

n.c.

n.c. n.o.

n.o.

Logic

INx tO N

IN1

t

IN1

t

ON

T0

Binary input INx

INx tO N

IN2

t

IN2

t

ON

T0

Binary input INx

IN1 tOF F

INx

INx tO F F

IN1

INx tO F F

IN2

t

OFF

T0

t

OFF

T0

t

OFF

T0

Breaker failure (BF)

CB position

CB position CB diagnostic

CB diagnostic Breaker failure (BF)

Breaker failure (BF) 74VT

74VT

ExtProt.ai

[1]

CB-pos.ai

Note 1 The reset of the total counters is practicable by means ThySetter command with Session Level 1 (available with password)

38

NC 2 0 - Ma nu al - 0 1 - 2 015

FUNCTION CHARACTERISTICS

Open CB

Close CB

The external acquisition of remote commands allows to drive CB remotely.

OPEN

UAUX

Binary input allocation for CB remote command

OPEN Command

Command

CLOSE

CLOSE Command

Command

UAUX

Open CB

INx

Close CB

INx

n.c.

n.c. n.o.

n.o.

n.c.

n.c. n.o.

n.o.

Logic

Preset DTheta

The input activation presets the thermal image (49). The preset value can be adjusted by means the Dθ

Dθ

value when the device is powered or when the binary input become active.

IN

UAUX

Binary input allocation for thernal image preset (49)

PresetDTheta

INx

INx tO F F

INx tO N

INx

T0

Binary input INx

INx tO N

IN2

T0

Binary input INx

Logic

n.c.

n.c. n.o.

n.o.

INx tO F F

t

ON

t

ON

INx

INx tO F F

IN2

INx

t

INx

t

ON

IN1

t

IN1

t

ON

T0

Binary input INx

+UAUX

t

OFF

T0

TRIPPING MATRIX

(LED+RELAYS)

TRIPPING MATRIX

OFF

(LED+RELAYS)

setting. The thermal image is initialized at the

IN

t

OFF

t

OFF

T0

INx

t

INx

t

IN1

0

52

52a

52b

-UAUX

t = T+·ln{[(Ith/IB)2-DθP/DθB]/[(Ith/IB)2-1.2]DθP = Dθ

IN

O

I

-UAUX

CB-com.ai

inhit-theta.ai

Remote trip

UAUX

Binary input allocation for remote trip

Remote trip

Reset on demand measures

Reset discharge timer tD

+UAUX

Reset discharge timer tD

Reset tD

-UAUX

Reset tD

The input activation drives an expressly programmed output relay.

INx tO F F

ON

INx tO F F

INx

t

INx

t

OFF

T0

Remote trip

INx

UAUX

n.c.

n.c. n.o.

n.o.

Logic

INx tO N

INx

t

INx

t

T0

Binary input INx

The input activation make a reset of all demand measures.

A change in status of a binary input effects a reset for discharge timer.

t

D

t

D

0T

RESET

Reset discharge timer

n.c.

n.c. n.o.

n.o.

Logic

INx tO F F

ON

INx tO F F

INx

INx tO N

INx

t

INx

t

T0

Binary input INx

t

OFF

T0

TRIPPING MATRIX

(LED+RELAYS)

TRIPPING MATRIX

(LED+RELAYS)

TD Relays+LED

Remote-trip.ai

Reset-TD.ai

FUNCTION CHARACTERISTICS

NC 2 0 - Ma nu al - 0 1 - 2 015

39

Output relays

Six output relays are available (K1...K6):

K1 and K2 have two changeover contacts (SPDT, type C).

• K3, K4 and K5 have one make contact (SPST-NO, type A).

•

K6 has one break contact (SPST-NC, type B).

[1]

[2]

[3]

Each output relay may be programmed with following operating mode:

•

Operation MODE (No latched, Pulse, Latched).

•

Logic (Energized/De-energized).

To each output relay a programmable timer is matched (Minimum pulse width parameter).

All parameters are available inside the Set\Relays menu.

Input

No-latched operation

t

TR

Minimum pulse width

Latched operation

Pulse operation

t

TR

Minimum pulse width

Output relay operation

Minimum pulse width

Relay-operation-timers.ai

t

Any change to the settings can be affected at any time, also with the relay on duty, separately for each relay. Notes:

When de-energized operating mode is set, the relay remains in rest condition if no trip command

• is in progress. When energized operating mode is set, the relay remains in operating condition if no trip command

• is in progress and the auxiliary supply is powered on. When no-latched operating mode is set (Operation MODE No latched), the output relay reset

• at the end of the trip condition. To each output relay a programmable timer is matched (minimum pulse width operation). When latched operating mode is set (Operation MODE Latched), the output relay doesn’t reset

• at the end of the trip condition; it stays ON until a reset command is issued (RESET key, ThySetter or communication command). When pulse operating mode is set (Operation MODE Pulse), the output relay reset after a t

•

TR

programmable delay regardless of the trip condition.

•

It is advisable to make sure that the output contact technical data are suitable for load (Nominal current, breaking capacity, make current, switching voltage,...).

Matching every output relay to any protective element is freely programmable inside the Setpoints submenus according a tripping matrix structure.

[4][5]

Note 1 Schematic diagram are shown inside APPENDIX B1.

Note 2 K3 and K4 have a common terminal (A10)

Note 3 K5 and K6 have a common terminal (A13)

Note 4 Matching of the output relay to the protective and control functions can be deﬁ ned so that any collision from other function is avoided. All output relay are unassigned in the default setting.

Note 5 Self test relay: it is advisable to plan the following settings:

- Energized operating mode,

- No-latched , in order that it stays ON for normal conditions and the other way round it goes OFF if any fault is detected and/or the auxiliary supply turns OFF.

40

NC 2 0 - Ma nu al - 0 1 - 2 015

FUNCTION CHARACTERISTICS

FUNCTION

RELAYS

K1 K2 K3 K4 K5 K6

Self-test relay U< Start relays (U< ST-K) U< Trip relays (U< TR-K) U<< Start relays (U<< ST-K) U<< Trip relays (U<< TR-K)

I< Start relays (I< ST-K) I< Trip relays (I< TR-K) I<< Start relays (I<< ST-K) I<< Trip relays (I<< TR-K)

TD Discharge time relays (TD-K)

I2> Start relays (I2>ST-K) I2> Trip relays (I2>TR-K) I2>> Start relays (I2>>ST-K) I2>> Trip relays (I2>>TR-K)

DthAL1 Alarm relays (DthAL1-K) DthAL2 Alarm relays (DthAL2-K) Dth> Trip relays (Dth>-K)

IN>AL Start relays (IN>ALST-K) IN>AL Trip relays (IN>ALTR-K) IN> Start relays (IN>ST-K) IN> Trip relays (IN>TR-K) IN>> Start relays (IN>>ST-K) IN>> Trip relays (IN>>TR-K)

I>AL Start relays (I>ALST-K) I>AL Trip relays (I>ALTR-K) I> Start relays (I>ST-K) I> Trip relays (I>TR-K) I>> Start relays (I>>ST-K) I>> Trip relays (I>>TR-K) I>>> Start relays (I>>>ST-K) I>>> Trip relays (I>>>TR-K)

gggggg gggggg gggggg gggggg gggggg

gggggg gggggg gggggg gggggg

gggggg

gggggg gggggg gggggg gggggg

gggggg gggggg gggggg

gggggg gggggg gggggg gggggg gggggg gggggg

gggggg gggggg gggggg gggggg gggggg gggggg gggggg gggggg

IE> Start relays (IE>ST-K) IE> Trip relays (IE>TR-K) IE>> Start relays (IE>>ST-K) IE>> Trip relays (IE>>TR-K) IE>>> Start relays (IE>>>ST-K) IE>>> Trip relays (IE>>>TR-K)

U> Start relays (U> ST-K) U> Trip relays (U> TR-K) U>> Start relays (U>> ST-K) U>> Trip relays (U>>TR-K)

S< Trip relays (S<TR-K)

74TCS Start relays (74TCS-ST-K) 74TCS Trip relays (74TCS-TR-K)

tB-IPh/IE Elapsed signalling relays (tB-K) Phase protection output selective block relays (BLK2OUT-Iph-K) Ground protection output selective block relays (BLK2OUT-IE-K) Phase and ground protection output selective block relays (BLK2OUT-Iph/IE-K)

BF Start relays (BF-ST-K) BF Trip relays (BF-TR-K)

Number of CB trips diagnostic relays (N.Open-K) Cumulative CB tripping currents diagnostic relays (SumI-K) Cumulative CB tripping I^2t diagnostic relays (SumI^2t-K) Circuit breaker opening time diagnostic relays (tbreak-K)

Open CB command relays (CBopen-K) Close CB command relays (CBclose-K)

gggggg gggggg gggggg gggggg gggggg gggggg

gggggg gggggg gggggg gggggg

gggggg

gggggg gggggg

gggggg gggggg gggggg gggggg

gggggg gggggg

FUNCTION CHARACTERISTICS

Remote tripping relays (RemTrip-K)

Not received pulses at BLIN signalling relays (PulseBLIN-K)

NC 2 0 - Ma nu al - 0 1 - 2 015

gggggg

41

LED indicators

Eight LEDs are available.

One green LED “ON”: if turned on it means that the device is properly working, if ﬂ ashing the inter-

• nal self-test function has detected an anomaly. One yellow LED “START” tagged for START of one or more protective elements.

•

One red LED “TRIP” tagged for TRIP of one or more protective elements.

•

Five red LEDs “1...5” for highlight the activation of one or more user deﬁ ned function.

[1]

Each output relay may be programmed with following operating mode:

•

No-latched: the LED reset at the end of the trip condition.

•

Latched: the LED doesn’t reset at the end of the trip condition; it stays ON until a manual reset command is issued (RESET key, ThySetter or communication command).

Any change to the settings can be affected at any time, also with the relay on duty, separately for each LED.

LEDsLEDs

Free allocation of each LED may be set according to the matrix structure shown in the following

[2]

page.

Note 1 The START and the TRIP LED are user assignable to any function; other than starting and tripping information can be assigned to them too, just

the same for L1...L5

Note 2 All LEDs are unassigned in the default setting.

42

NC 2 0 - Ma nu al - 0 1 - 2 015

FUNCTION CHARACTERISTICS

FUNCTION

U< Start LEDs (U< ST-L) U< Trip LEDs (U< TR-L) U<< Start LEDs (U<< ST-L) U<< Trip LEDs (U<< TR-L)

I< Start LEDs (I< ST-L) I< Trip LEDs (I< TR-L) I<< Start LEDs (I<< ST-L) I<< Trip LEDs (I<< TR-L)

TD Discharge time LEDs (TD-L)

I2> Start LEDs (I2>ST-L) I2> Trip LEDs (I2>TR-L) I2>> Start LEDs (I2>>ST-L) I2>> Trip LEDs (I2>>TR-L)

DthAL1 Alarm LEDs (DthAL1-L) DthAL2 Alarm LEDs (DthAL2-L) Dth> Trip LEDs (Dth>-L)

IN>AL Start LEDs (IN>ALST-L) IN>AL Trip LEDs (IN>ALTR-L) IN> Start LEDs (IN>ST-L) IN> Trip LEDs (IN>TR-L) IN>> Start LEDs (IN>>ST-L) IN>> Trip LEDs (IN>>TR-L)

I>AL Start LEDs (I>ALST-L) I>AL Trip LEDs (I>ALTR-L) I> Start LEDs (I>ST-L) I> Trip LEDs (I>TR-L) I>> Start LEDs (I>>ST-L) I>> Trip LEDs (I>>TR-L) I>>> Start LEDs (I>>>ST-L) I>>> Trip LEDs (I>>>TR-L)

IE> Start LEDs (IE>ST-L) IE> Trip LEDs (IE>TR-L) IE>> Start LEDs (IE>>ST-L) IE>> Trip LEDs (IE>>TR-L) IE>>> Start LEDs (IE>>>ST-L) IE>>> Trip LEDs (IE>>>TR-L)

U> Start LEDs (U> ST-L) U> Trip LEDs (U> TR-L) U>> Start LEDs (U>> ST-L) U>> Trip LEDs (U>>TR-L)

S< Trip LEDs (S<TR-L)

74TCS Start LEDs (74TCS-ST-L) 74TCS Trip LEDs (74TCS-TR-L)

tB-IPh/IE Elapsed signalling LEDs (tB-L) Phase protection output selective block LEDs (BLK2OUT-Iph-L) Ground protection output selective block LEDs (BLK2OUT-IE-L) Phase and ground protection output selective block LEDs (BLK2OUT-Iph/IE-L)

BF Start LEDs (BF-ST-L) BF Trip LEDs (BF-TR-L)

Number of CB trips diagnostic LEDs (N.Open-L) Circuit breaker opening time diagnostic LEDs (tbreak-L)

Open CB command LEDs (CBopen-L) Close CB command LEDs (CBclose-L)

Remote tripping LEDs (RemTrip-L)

Not received pulses at BLIN signalling LEDs (PulseBLIN-L)

LEDs

START TRIP

g g ggggg g g ggggg g g ggggg g g ggggg

g g ggggg

g g ggggg g g ggggg g g ggggg g g ggggg

g g ggggg g g ggggg g g ggggg

g g ggggg g g ggggg g g ggggg g g ggggg g g ggggg g g ggggg

g g ggggg g g ggggg g g ggggg g g ggggg g g ggggg g g ggggg g g ggggg g g ggggg

g g ggggg g g ggggg g g ggggg g g ggggg g g ggggg g g ggggg

g g ggggg g g ggggg g g ggggg g g ggggg

g g ggggg

g g ggggg g g ggggg

g g ggggg

L1 L2 L3 L4 L5

FUNCTION CHARACTERISTICS

NC 2 0 - Ma nu al - 0 1 - 2 015

43

Communication interfaces

Several communication ports are provided:

RS232 port on the front side of the NC20 device for local communication (ThySetter).

• RS485 port on the rear side of the NC20 device for bus communication.

• Ethernet port on the rear side of the NC20 device for bus communication.

•

RS232

A simple DIN to RJ adapter can be used; the L10041 cable can be supplied.

The RS232 port has high priority compared with the Ethernet port.

Female connector

RJ10 Connector

Pin1

If RS232 port is not available on Personal Computer, an USB-RS232 converter must be employed.

The serial port is the simplest access for setting by means the ThySetter software.

RS485

Several protocol are implemented

ModBus RTU. Modbus is a serial communications protocol. It is a de facto standard communica-

•

[2]

:

tions protocol in industry, and is now the most commonly available means of connecting industrial electronic devices also inside electric utilities and substation. IEC 60870-5. The IEC 60870-5 suite of protocol is used for communications from master station to

• substation, as well within the substation; the IEC 60870-5-103 (Protection equipment) is available together the Modbus protocol on some version of Pro-n devices (code NCxx#xxxxC x).

4

4 3

3 1

1 2

2

L10041

1

6

RXD

2

7

TXD

3

8

DTR

4

9

GND

5

serial-sch.ai

[1]

Ethernet

It is provided (optionally) a communication board useful for Ethernet communication with ModBus

TCP/IP protocol.

[3]

Modbus/TCP basically embeds a Modbus frame into a TCP frame in a simple manner. This is a connection-oriented transaction which means every query expects a response.

This query/response technique ﬁ ts well with the master/slave nature of ModBus, adding to the de-

terministic advantage that Switched Ethernet offers industrial users. In the same way as the RS485 base Modbus, every device is identiﬁ ed by a personal address and the communication goes in “client-server” mode with answering request from the recipient.

The protective relay can be directly connect to the Ethernet network (no gateway, protocol converter

are needed).

Two port can be implemented:

100BASE-TX with RJ45 connector (copper).

• 100BASE-FX with FX connector (optical ﬁ ber)

•

[2]

For both modules no hw preset are required.

RJ45 Ethernet+RS485 ports

RS485

8 7

7 6 RX-

6 RX5

5 4

4 3 RX+

3 RX+ 2 TX-

2 TX1 TX+

1 TX+

F1

F1 F2

F2 F3

F3 F4

F4

B-

F5

A+

FX Ethernet (no RS485 port)

RX

RX TX

TX

ethernet-sch.ai

8

Two LEDs are on board (RJ45):

•

LINK - (green): The LED lights up if the connection is active.

•

TX - (yellow): The LED lights up when data transmission is active.

Note 1 After installation, the same communication port must be selected to deﬁ ne the Thysetter parameters (typically COM4, COM5,...).

Note 2 The RS485 port is not implemented on the Pro-N devices endowed with Ethernet FX port

Note 3 Information about the ModBus map may be ﬁ nd inside the “Remote programming manual”

44

NC 2 0 - Ma nu al - 0 1 - 2 015

FUNCTION CHARACTERISTICS

4.4 PROTECTIVE ELEMENTS

Rated values

Inside the Base menu the following parameters can be set:

•

Relay reference name.

•

Relay nominal currents (phase and residual), to which the regulation are related.

•

Primary nominal values, employed for measures relative to primary values.

•

Measurements reading mode.

Information for settings:

•

Relay reference name.

Alphanumeric mnemonic string (max 16 characters) useful for identiﬁ cation of protected plant.

•

Relay nominal frequency f

n

This nominal value must be set same as the frequency of the grid.

Example: grid frequency f Relay nominal frequency f

•

Relay phase nominal current I

= 50 Hz

n

= 50 Hz

n

This nominal value must be set by means dip-switch to 1 A or 5 A, same as the secondary CTs

nominal current. Dip-switches are located on board of the CPU module; the exhaustive treatment of Dip setup is described in the “6.5 SETTING NOMINAL CURRENTS I

•

Relay unbalance nominal current I

Nn

AND IEn” paragraph.

n

This nominal value must be set by means dip-switch to 1 A or 5 A, same as the secondary CT nomi-

nal current. Dip-switch is located on board of the CPU module; the exhaustive treatment of Dip setup is described in the “6.5 SETTING NOMINAL CURRENTS I

Relay nominal voltage U

•

n

AND INn” paragraph.

n

The reference voltage is: UR=100 V The U

relay nominal voltage must be set to the value of relay input voltages at grid nominal volt-

n

age.

The U

value must calculated as:

n

Example 1

Grid nominal voltage Ungwhere the VTs are included [V]

Un =

Voltage transfotmer ratio K

VT

If VTs with primary nominal voltage is equal to the grid voltage divided by √3, the following stream-

lined calculus may be used:

= VTs secondary nominal voltage [V] x √3

U

n

U

= 6.0 kV

L1

L1 L2

L2

L3

A

N

n

a

KTV=

B1

B1 B2

B2 B3

B3 B4

B4 B5

B5 B6

B6

6000

100 3

ng

//V

3

//V

3

U

L1

U

L2

U

L3

= 6.0 kV

= 60

V

VOLTAGE INPUTS

NC20

FUNCTION CHARACTERISTICS

Phase to ground VTs connection

The relay nominal voltage may be set to:

U

= U

/ √3 · K

n

ng

= 6000 /√3 · 60 = 100 /√3 = 58 V

TV

NC 2 0 - Ma nu al - 0 1 - 2 015

Es1-Un.ai

45

Example 2

L1

L1 L2

L2 L3

L3

A

N

n

a

Phase to phase VTs connection

KTV=

B1

B1 B2

B2 B3

B3 B4

B4 B5

B5 B6

B6

6000

100 3

U

//V

3

//V

3

U

L1

U

L2

U

L3

= 6.0 kV

ng

= 60

V

VOLTAGE INPUTS

NC20

Es2-Un.ai

Example 3

Example

The relay nominal voltage may be set to: Un = U

L1

L1 L2

L2 L3

L3

AANN

KTV=

Two VTs connection

aann

The relay nominal voltage may be set to: Un = U

•

Phase CT primary current I

np

B1

B1 B2

B2 B3

B3 B4

B4 B5

B5 B6

B6

ng /KTV

6000

100

ng /KTV

V

= 6000 / 60 = 100 V

U

= 6.0 kV

U

= 6.0 kV

ng

= 60

U

L1

U

L2

VOLTAGE INPUTS

U

L3

= 6000 / 60 = 100 V

NC20

Es3-Un.ai

This parameter affects the measure of the phase currents when the primary measurement read-

ing mode is selected. It must be programmed to the same value of the phase CT primary nominal current.

52

NC20

K

= 500A/5A=100

K

= 500A/5A=100

CT

The phase CT primary current I

•

Relay unbalance CT primary nominal current I

must be set as: Inp = 500 A

np

Nnp

I

n

Es-In.ai

This parameter affects the measure of the neutral unbalance current when the primary measurement reading mode is selected. It must be programmed to the same value of the neutral CT(s) primary nominal current.

46

NC 2 0 - Ma nu al - 0 1 - 2 015

FUNCTION CHARACTERISTICS

Example 1

1x

52

K

= 100 A /1 A

CT

INn= 1 A

NC20

Es1-INn.ai

Example 2

Example 1

The unbalance neutral CT primary current I

52

K

= 100A / 5A

CT

3x

The unbalance neutral CT primary current I

•

VTs Phase primary voltage U

(phase-to-phase)

np

must be set as: I

Nnp

INn= 5 A

must be set as: I

Nnp

= 100 A

NC20

= 100 A

Es2-IEn.ai

This parameter affects the measure of the phase voltages when the primary measurement reading

mode is selected for phase-to-phase, calculated residual voltages, power and energy. If the formerly indications concerning the relay nominal voltage U and phase-to-phase VTS connection diagrams), then the U

U

= grid nominal voltage [V]].

np

U

= 6.9 kV

ng

//V

3

//V

3

6000

52

KTV=

6000

100 3

= 60

V

np

are complied (Phase to ground

n

setting must be adjusted to:

NC20

Example 2

Un= 58 V

Grid nominal voltage U

Grid nominal voltage U VTs ratio: KTV=

VTs ratio: KTV= Relay nominal voltage Un= 58 V

Relay nominal voltage Un= 58 V

The U

setting must be adjusted to: Unp = Ung = 6.9 kV

np

U

= 6 kV

ng

52

Grid nominal voltage U

Grid nominal voltage U VTs ratio: KTV=

VTs ratio: KTV= Relay nominal voltage Un= 100 V

Relay nominal voltage Un= 100 V

The U

setting must be adjusted to: Unp = Ung = 6 kV

np

•

Measurement reading mode

= 6.0 kV

ng

KVT=

ng

6000

100 3

= 6 kV

6000

100 3

//V

3

//V

3

//V

3

//V

3

= 60

V

= 60

V

6000

100 3

//V

3

//V

3

Un= 100 V

= 60

V

Measures may be displayed according the following operating modes:

- With RELATIVE setting all measures are related to the nominal value,

- With PRIMARY setting all measures are related to the primary value.

NC20

Es1-Ung.ai

Es2-Ung.ai

FUNCTION CHARACTERISTICS

NC 2 0 - Ma nu al - 0 1 - 2 015

47

Thermal protection with RTD thermometric probes - 26

TRIP

Preface

The measure of temperature is acquired by means of Pt100 (RTD Resistive Temperature sensing Devices) probed, connected to the MPT module. A direct thermal protection element with eight PT100 thermometric probes (RTD Resistive Thermal Device) provides protection against premature ageing or breakdown of the insulating materials through overheating. Thermal protection using thermometric probes offers greater reliability than Thermal overload-based indirect protection, since it is not inﬂ uenced by inaccuracies in the time constant for the thermal model of the machinery and by variations in the surrounding temperature.

General operation time characteristic for thermal protection with RTD thermometric probes (26)

t

ThALx

tTh>

[1]

t

TRIP

x

Th>

x

T (°C)

t-int-F26.ai

For each thermometric probe an alarm (Th trip adjustable threshold is provided (Th>

, where x=1...8 points one of the eight probes) and one

ALx

), with adjustable operating time (t

x

and tTh>x>);if the

ThALx

measured temperature overcomes the threshold, the relative alarm and/or trip is issued when the timer expires. The adjustments are operable in °C.

ThALx enable Th>x enable

Pt100

Thybus

MPT

General logic diagram of the thermal elements - (26)

ThALx enable Th>x enable

Th

ALx

Alarm Element

t

ThALx

ALARM

Th

Trip Element

Th>xBF

Tri p

Th>x

Tri p

Th>x

>

tTh>

>

tTh>

x

TRIP

Th>xBF

&

all-F26.ai

The probes should be placed in strategic points around the machinery susceptible to the greatest overheating, such as for example:

- near the generator stator windings, near the step-up transformer windings and/or in the oil, with the aim of detecting overheating produced by the overload currents,

- near the generator bearings, with the aim of detecting localised overheating due to worn or nonlubricated bearings.

The Pt100 probes detect the temperature in the range -50 °C...+250 °C (at 0 °C its resistance is 100 ohm); an alarm indicates any interruption or short-circuiting of the probe or related connections to the MPT module; the information is available inside the Read \ PT100 menu:

Ptx probe ON to point a measure inside the range

• Ptx probe LOW to point a measure lower the range (short circuit of probe and/or wires)

• Ptx probe HIGH ao point a measure higher the range (breaking of probe and/or wires).

•

Self reset is performed when faults are cleared.

The measure of each probe is updated at 2 s time intervals.

Pt1 Pt2 Pt3 Pt4 Pt5 Pt6 Pt7 Pt8 Pt1

0.25s 0.25s 0.25s 0.25s 0.25s 0.25s 0.25s 0.25s

Pt1...8 update

Note 1 The 26 menu is available when the MPT module is enabled

48

NC 2 0 - Ma nu al - 0 1 - 2 015

2.0s

t

t-refresh-F26.ai

FUNCTION CHARACTERISTICS

Pt1 Pt2 Pt3 Pt4 Pt5 Pt6 Pt7 Pt8

Pt

x

T°≤ +245.0°C

≥

-49.0°C

T°

Th>xBF

All alarm and/or trip elements can be enabled or disabled by setting ON or OFF the ThALx Enable e Th>x Enable parameters inside the Set \ Proﬁ le A(or B) \ Thermal protection with RTD thermo- metric probes - 26 \ PTx Probe \ ThALx Alarm (ThALx Trip) where x = 1...8.

Each trip threshold (Th>x) may be associated with the breaker failure (BF) function by setting ON the Th>xBF parameters inside the Set \ Proﬁ le A(or B) \ Thermal protection with RTD thermometric probes - 26 \ PTx Probe \ ThALx Trip where x = 1...8.

Pt100 OK

&

Pt100 FAULT

&

BF Enable (ON≡Enable)

T°>Th

Ptx>

Diagnostic

Th

ALx

Th

>

x

T°>Ptx>

ALx

TOWARDS DIAGNOSTIC

TRIP

&

Th>x BF_OUT

t

ThALx

tTh>

t

ThALx

[1]

Pt100-x

Alarm

ThALx-K

0T

x

0T

ThALx-L

Th>x-K Th>x-L

Pt100-x

Tri p

TRIPPING MATRIX

(LED+RELAYS)

TOWARDS BF LOGIC

Logic diagram for thermal protection with RTD thermometric probes (26)

Fun-F26.ai

Note 1 The common settings concerning the Breaker failure protection are adjustable inside the Breaker Failure - BF menu.

FUNCTION CHARACTERISTICS

NC 2 0 - Ma nu al - 0 1 - 2 015

49

Undervoltage - 27

Operation and settings

Preface

Two operation thresholds, independently adjustable (U<, U<<) with adjustable delay (tU<, tU<<). The ﬁ rst one may be programmed with deﬁ nite or inverse time, while the second threshold operates

with deﬁ nite time characteristic. Both thresholds may be temporarily disabled by MMI command. Each threshold may be separately enabled or disabled.

The ﬁ rst threshold trip (U<) may be inhibited by start of the second threshold (U<<).

The fundamental frequency of the input voltages (UL1, UL2, UL3) are employed.

Each of three voltages compared with the setting values (U<, U<<).

The start and trip logic may be selected OR or AND.

With OR selection, a start is issued when at least one of the three voltages goes down the adjustable threshold (START); with AND selection, a start is issued when all the three voltages go down

the adjustable threshold.

After expiry of the associated operate time (t

<, tU<<) a trip command is issued; if instead the volt-

U

ages exceed the threshold, the element is restored.

The ﬁ rst threshold (U<) may be programmed with deﬁ nite or inverse time according the following

characteristic curve: t=0.75 t

U<inv

/ [1-(U/U<

)]

inv

Where:

t: operate time U: relay input voltage U<

: threshold setting

inv

t

: operate time setting

U<inv

For the inverse time characteristic, following data applies:

•

The operate time setting is referred to an input voltage equal to 1/4 of the pickup value.

•

Asymptotic reference value (minimum pickup value): 0.9 U<

•

Minimum operate time: 0.1 s

•

Range where the equation is valid: 0 ≤ U/U<

inv

≤ 0.9

The ﬁ rst undervoltage element can be programmed with deﬁ nite or inverse time characteristic by

setting the U<Curve parameter (DEFINITE, INVERSE) available inside the Set \ Proﬁ le A(or B) \

Undervoltage-27 \ U< Element \ Setpoints menu.

Each element can be enabled or disabled by setting ON or OFF the U< Enable parameter inside

the Set \ Proﬁ le A(or B) \ Undervoltage-27 \ U< Element \ Setpoints menu and/or the State parameter

inside the Set\Proﬁ le A(or B) \ Undervoltage-27 \ U<< Element \ Deﬁ nite time.

t

TRIP

<<

t

U

tU<

0.9U<

U<< U <

General operation time characteristic curve for the undervoltage elements - 27

U

t-int-F27.ai

The operating logic (AND or OR) is adjustable inside the Set \ Proﬁ le A(or B) \ Undervoltage-27 \ Com-

mon conﬁ guration menu by means the Logic27 parameter; the allowed settings are OR (at least

one voltage lower than threshold) or And (all three voltage must be lower than threshold).

50

NC 2 0 - Ma nu al - 0 1 - 2 015

FUNCTION CHARACTERISTICS

Disable 27 elements

MMI

U

U<< inhibition

The ﬁ rst threshold trip (U<) may be inhibited by start of the second threshold (U<<) by setting ON

the U< Disabling by U<< start (U<disbyU<<) parameter available inside the Set \ Proﬁ le A(or B) \

Undervoltage-27 \ U<< Element \ Setpoints.

Logic27

AND

UL1,UL2,U

U<< Element

L3

U<<

def

U< disbyU<<

Start U<<

AND

OR

Common conﬁguration

t

U<<

def

U<<

def

Start U<< Start U<

&

U

≥

U

U< inhibition

t

U< Cur veU< EnableState

U<

t

def

U<

def

U<

def

U<BF

Trip U <

U<

t

U<

inv

U<

Trip U<Trip U<<

inv

U<BF

inv

&

Start U<<

&

Start U<<

&

U<<BLK1

Block1

General logic diagram of the undervoltage elements - 27

All undervoltage elements can produce the Breaker Failure output if the U< BF and U<< BF pa-

rameters are set to ON. The parameters are available inside the Set\Proﬁ le A(or B)\Undervoltage - 27 \ U< Element (U<<

Element) \Setpoints menus.

ON≡Enable U< undervoltage element

U< Enable

U

U< Inhibition

27 Inhibition

U<BLK1

ON≡Enable U< undervoltage element

State

U<

def

&

U ≤

U<

U ≤

U<

def

≥1

&

Inhibit

≥1

)

)by MMI

L1

L2

L3

Enable (ON≡Enable)

U<

U ≤

State

inv

U<

inv

(ON≡

BLK1U<<

≥1

&

Logic27

&

[1]

Block1

Start U<

Trip U<

Start U<

U<BLK1

&

U< Curve

&

0T

t

U<deftU<inv

RESET

Start U<

t

U<

0T

BLK1U<

&

Start U<

U<ST-K

U<ST-K U<ST-L

U<ST-L

U<TR-K

U<TR-K U<TR-L

U<TR-L

Trip U<

BLK1U<

all-F27.ai

TRIPPING MATRIX

(LED+RELAYS)

TRIPPING MATRIX

(LED+RELAYS)

Logic

Block1

U<BF

Logic diagram concerning the ﬁrst threshold (U<) of the undervoltage element - 27

Logic

n.c.

n.c. n.o.

n.o.

INx

T0

Binary input INx

BF Enable (ON≡Enable)

INx

t

INx

t

OFF

Block1 input (ON≡Block)

t

OFF

T0

Block1 input (ON≡Block)

Trip U<

&

U< BF

t

ON

t

ON

All the named parameters can be set separately for Proﬁ le A and Proﬁ le B (Set\Proﬁ le A(or B)\Un-

dervoltage - 27 \ U< Element (U<< Element) \Setpoints menus).

Note 1 The common settings concerning the Breaker failure protection are adjustable inside the Breaker Failure - BF menu.

FUNCTION CHARACTERISTICS

NC 2 0 - Ma nu al - 0 1 - 2 015

Block1

towards BF logic

Fun-F27_S1.ai

51

Logical block (Block1)

U

L1

U

L2

U

L3

27 Inhibition

U<<BLK1

State

U<<

def

&

U ≤

U<

U ≤

U<

def

(ON≡

Enable (ON≡Enable)

For every of the two thresholds the logic block can be set.

If the U<BLK1 and/or U<<BLK1 enabling parameters are set to ON and a binary input is designed

for logical block (Block1), the protection is blocked off whenever the given input is active. The trip timer is held in reset condition, so the operate time counting starts when the input block goes

[1]

down.

The enabling parameters are available inside the Set\Proﬁ le A(or B) \ Undervoltage - 27 \

U< Element (U<< Element) \Setpoints menus, while the Block1 function must be assigned to the

selected binary input inside the Set \ Inputs \ Binary input IN1(2) menus (IN1 or IN2 matching).

(ON≡

Inhibit

)

Inhibit

)

&

t

U<<def

t

RESET

U<<def

U< Inhibition

Start U<<

U<<ST-K

U<<ST-K U<<ST-L

U<<ST-L

U<<TR-K

0T

U<<TR-K U<<TR-L

U<<TR-L

Trip U<<

BLK1U<

TRIPPING MATRIX

(LED+RELAYS)

TRIPPING MATRIX

(LED+RELAYS)

Inhibit

U<disbyU<<

Logic27

≥1

&

)by MMI

&

Start U<<

Trip U<<

&

Block1

U<<BF

Logic diagram concerning the second threshold (U<<) of the undervoltage element - 27

Logic

n.c.

n.c. n.o.

n.o.

BF Enable (ON≡Enable)

INx

t

INx

t

INx

T0

Binary input INx

ON

t

ON

INx

t

OFF

Block1 input (ON≡Block)

t

OFF

T0

Block1 input (ON≡Block)

Trip U<<

Block1

towards BF logic

&

U<< BF

towards BF logic

Fun-F27_S2.ai

Note 1 The exhaustive treatment of the logical block (Block 1) function may be found in the “Logic Block” paragraph inside CONTROL AND MONITOR-

ING section.

52

NC 2 0 - Ma nu al - 0 1 - 2 015

FUNCTION CHARACTERISTICS

10000

1000

100

t [s]

tU<inv = 10 0 s

t =

t

<inv

U

·

[1 - (U/U<

0.75

inv

)]

0.1

tU<inv = 10 s

10

tU<inv = 1 s

1

tU<inv = 0.1 s

0.01

0.1 1

0.25

Note: match of operating and setting time takes place when U/U<

inv

= 0.25

U /U<inv

0.9

Inverse time operating characteristic concerning the ﬁrst threshold (U<) of the undervoltage element - 27

FUNCTION CHARACTERISTICS

NC 2 0 - Ma nu al - 0 1 - 2 015

F_27-Char.ai

53

Undercurrent - 37

TRIP

Operation and settings

Preface

Two operation thresholds, independently adjustable with adjustable delay and deﬁ nite time charac-

teristic.

The ﬁ rst one operates with OR logic, while the second threshold operates with AND logic.

Both thresholds may be temporarily disabled by MMI command.

Each threshold may be separately enabled or disabled.

The RMS phase currents I

with the setting values (I<

L1RMS

, I<<

def

, I

def

L2RMS

).

, I

(including up to eleventh harmonic) are compared

L3RMS

For the ﬁ rst threshold a start is issued when at least one of the three currents goes down the adjust-

able threshold (OR logic), while, for the second threshold, a start is issued when all the three currents

go down the adjustable threshold (AND logic).

After expiry of the associated operate time (t<

def

, t<<

) a trip command is issued; if instead the cur-

def

rents exceed the threshold, the element is restored.

t

TRIP

t<<

t<

General operation time characteristic curve for the undercurrent elements - 37

Each element can be enabled or disabled by setting ON or OFF the State parameter inside the Set

\ Proﬁ le A(or B) \ Undercurrent-37 \ I< (I<< Element) \ Deﬁ nite time

State State

I

, I

L2RMS

, I

L3RMS

Block1

I<<BLK1

I

L1RMS

Disable 37 elements

MMI

General logic diagram of the undercurrent elements - 37

I<<

def

I<< Element I< Element

Start I<<

&

t

<<

Start I<< Start U<

&

All the named parameters can be set separately for Proﬁ le A and Proﬁ le B (Set \ Proﬁ le A(or B) \

Undercurrent - 37 \ I< Element (I<< Element) \ Setpoints menus).

For every of the two thresholds the logic block can be set.

Logical block (Block1)

If the I<BLK1 and/or I<<BLK1 enabling parameters are set to ON and a binary input is designed

for logical block (Block1), the protection is blocked off whenever the given input is active.

The trip timer is held in reset condition, so the operate time counting starts when the input block

goes down.

- 37 \ I< Element (I<< Element) \ Setpoints menus, while the Block1 function must be assigned to the

selected binary input inside the Set \ Inputs \ Binary input IN1(x) menus (IN1 or INx matching).

[1]

The enabling parameters are available inside the Set \ Proﬁ le A(or B) \ Undercurrent

def

BLK1I<<

I

L1RMS

I<< I<

, I

L2RMS

L3RMS

L2RMS

L3RMS

Block1

I< inhibition I<< inhibition

I<BLK1

I

RMS

t-int-F37.ai

I<

&

def

Start I<

t

<

def

<

def

Trip U<Trip I<<

BLK1I<

&

all-F37.ai

Note 1 The exhaustive treatment of the logical block (Block 1) function may be found in the “Logic Block” paragraph inside CONTROL AND MONITOR-

ING section.

54

NC 2 0 - Ma nu al - 0 1 - 2 015

FUNCTION CHARACTERISTICS

37 Inhibition

(ON≡

Inhibit

)by MMI

Start I<

State

&

≤

I<

def

&

≥1

Start I<

Trip I<

&

I<BLK1

I

L1RMS

I

L2RMS

I

L3RMS

I<

def

I

L1RMS

Enable (ON≡Enable)

&

Block1

Logic

n.c. n.o.

INx

t

INx

ON

t

ON

INx

t

OFF

t

OFF

T0

Block1 input (ON≡Block)

T0

Binary input INx

Logic diagram concerning the ﬁrst threshold (I<) of the undercurrent element - 37

(ON≡

Inhibit

37 Inhibition

)by MMI

I<ST-K I<ST-L

t

<def

t

<def

0T

RESET

I<TR-K I<TR-L

TRIPPING MATRIX

(LED+RELAYS)

Trip I<

&

BLK1I<

Block1

Fun-F37_S1.ai

Start I<<

State

&

≤

I<<

def

I

L1RMS

I<<

I

L1RMS

def

&

I

L2RMS

I

L3RMS

&

Start I<<

I<<BLK1

Enable (ON≡Enable)

Trip I<<

&

Block1

Logic

n.c. n.o.

INx

t

INx

ON

t

ON

INx

t

OFF

t

OFF

T0

Block1 input (ON≡Block)

T0

Binary input INx

Logic diagram concerning the second threshold (I<<) of the undercurrent element - 37

I<<ST-K U<<ST-L

t

<<def

t

<<

0T

RESET

I<<TR-K I<<TR-L

TRIPPING MATRIX

(LED+RELAYS)

Trip I<<

&

BLK1I<

Block1

Fun-F37_S2.ai

FUNCTION CHARACTERISTICS

NC 2 0 - Ma nu al - 0 1 - 2 015

55

TD Discharge time

Preface

The discharge timer may be enabled or disabled.

When enabled it is started by the second threshold (I<<) of the undercurrent protection (even if that

trip is not programmed to any output relay or LED).

One or more output relay and/or LED can be allocated; they are automatically preset with No-latched

operating mode.

The reconnection inhibit output signal will be active until the set time has elapsed and is used to

inhibit the reconnection of a charged capacitor bank to a live network and limit the inrush current.

TD Enable

I

L1RMS

I

L2RMS

I

L3RMS

ON≡Enable Discharge timer

I<< Element

Trip I<<

min[I

L1RMS,IL2RMSIL2RMS

Delay timer output

Start

Trip

I<<

T

]

def

I<<

D

I<<TR-K I<<TR-L

Trip TD

t

D

t

&

t

<<

t

D

0T

&

TD-K TD-L

TRIPPING MATRIX

(LED+RELAYS)

Trip TD

Discharge timer (TD) - logic diagram

t

TD.ai

A signalling LED can be set to ﬂ ag the bank capacitor discharge in progress.

During the timer counting:

The selected output relays and/or LEDs are driven

• The manual closing operation of the circuit breaker is inhibited.

• The MMI message “CAPACITOR DISCHARGE IN PROGRESS xxx s” is displayed,

• where xxxx is the actual value of remaining discharge time in seconds, (the initial value is the corresponding threshold set by TD decreased with resolution of 1 s to 0). When the discharge timer expires, the display message is automatically removed.

When counting expires, a suitable counter (TDcnt) is updated.

The actual value of remaining discharge time can be cleared (and the timer count of discharging TD forced at the end of time) from keyboard, serial communication or binary input

[1]

. This can be useful

during commissioning tests to remove the inhibition at closing of circuit breaker capacitor bank.

Similarly, the TDcnt counter (number of complete discharges of the capacitor bank) can be reset from the keyboard, serial communication or digital input programmed for this function.

Note 1 The reset tD function must be assigned to the selected binary input inside the Set \ Inputs \ Binary input 1(x) menu.

56

NC 2 0 - Ma nu al - 0 1 - 2 015

FUNCTION CHARACTERISTICS

Phase unbalance current - 46

TRIP

Preface

Operation and settings

The monitoring of fundamental component of the line current unbalance provides a means of detecting changes in impedance resulting from failures and faults within the capacitive, inductive and resistive elements of a capacitor bank / harmonic ﬁ lter circuit. These faults or failures invariably result in an unbalance in the fundamental frequency component of the line currents. Two operation thresholds with adjustable operating time with deﬁ nite time characteristic are available.

The phase unbalance current (fundamental component) is calculated from the fundamental frequency components of the phase currents. The unbalance current used for the phase unbalance element is:

I

= [max (IL1, IL2, IL3) - min (IL1, IL2, IL3)] / mean (IL1, IL2, IL3)

2

If the unbalance phase current exceeds the setting thresholds a start is issued. After expiry of the associated operate time a trip command is issued; if instead the current drops below the threshold, the element is restored.

t

TRIP

t2>

t2>>

def

TRIP

I I I

Block1

Block2

L1

L2

L3

I2> Enable

I

2

I2>BLK1

&

I2> inhibition

I2>> Enable

I2>

def

General operation time characteristic for the phase unbalance elements - 46

I2>>

def

I

2

t-int-F46.ai

The element can be enabled or disabled by setting ON or OFF the the I2> Enable parameter inside the Set \ Proﬁ le A(or B) \ Phase unbalance-46 \ I2> Element \ Setpoints menu and the State param- eter inside the Set \ Proﬁ le A(or B) \ Phase unbalance-46 \ I2> Element \ Deﬁ nite time menu.

I2CLP>Mode

Start I2>

I2>BLK2IN

&

ICLP2>>Mode

&

Start I2>

t2CLP>

I2> Trip

tCLP2>>

t

2>

I2> Element

I2>BF

&

t2

>>

RES

&

I2>

def

I2>BLK2OUT

Start I2>

I2>>

def

I2CLP>>

&

ICLP2>>

t2

def

I2> disbyI2>>

Start I2>

t2

>>

def

>>

def

Start I2>

Trip I 2 >

&

I2>BF

BLK1I2>

CLPI2>

BLK2INI2>

BLK2OUT

def

I I I

Block1

Block2

L1

L2

L3

I

2

I2>>BLK1

I2>>BLK2IN

&

Start I2>>

&

Start I2>>

&

General logic diagram of the phase unbalance element - 46

FUNCTION CHARACTERISTICS

I2>> Element

I>AL disbyI>>

&

I2>>BLK2OUT

Start I2>>

NC 2 0 - Ma nu al - 0 1 - 2 015

Start I>>

&

I2> disbyI>>

Start I2>>

I>>>BF

Trip I >>>

Start I2>>

Trip I 2 >>

&

BLK1I2>>

&

I2>>BF

BLK2INI2>>

CLPI2>>

BLK2OUT

all-F46.ai

57

Logical block (Block1)

Selective block (Block2)

All the named parameters can be set separately for Proﬁ le A and Proﬁ le B (Set \ Proﬁ le A(or B) \ Phase unbalance-46 \ I2> Element (I2>> Element) \ Setpoints menu).

The operation threshold elements can produce the Breaker Failure output if the I2> BF and/or I2>> BF parameters are set to ON. The parameters are available inside the Set \ Proﬁ le A(or B) \

Phase unbalance-46 \ I2> Element (I2>> Element) \ Setpoints menus.

[1]

If the CLP function (Cold Load Pick-up) is enabled for element blocking, the selected threshold may be blocked for an adjustable time interval, starting from the circuit breaker closure. This operating mode may be select by setting ON-Element blocking the I2CLP> and/or I2CLP>> parameters. If the CLP function (Cold Load Pick-up) is enabled for threshold change, the selected threshold may be changed for an adjustable time interval, starting from the circuit breaker closure. This operating mode may be select by setting ON-Change setting the I2CLP>Mode and/or I2CLP>>Mode, parameter, whereas the operating thresholds within the CLP may be adjusted inside the Set \ Proﬁ le A(or B) \ Phase unbalance-46 \ I2> Element (I2>> Element) \ Setpoints menus. For both operating modes the CLP activation time parameters (t2>CLP, t2>>CLP) may be adjusted inside the Set \ Proﬁ le A(or B) \ Phase unbalance-46 \ I2> Element (I2>> Element) \ Setpoints menu.

The following block criteria are available: If the I2>BLK1 enabling parameter is set to ON and a binary input is designed for logical block

(Block1), the concerning element is blocked off whenever the given input is active.

[2]

The enabling

parameter is available inside the Set \ Proﬁ le A(or B) \ Phase unbalance-46 \ I2> Element (I2>> Element) \ Setpoints menus, while the Block1 function must be assigned to the selected binary input inside the Set \ Inputs \ Binary input IN1(x) menus.

For the operation threshold element, the selective block may be set. The logic selectivity function may be performed by means any combination of the following I/O:

One committed pilot wire input (BLIN1).

• One or more binary inputs designed for input selective block.

• One committed pilot wire output (BLOUT1).

• One or more output relays designed for output selective block.

•

Only when the committed pilot wire are used the continuity check of the pilot wire link is active.

Use of committed pilot wire input BLIN1:

The protection is blocked off according the selectivity block criteria when the input BLIN1 is active.

• The information about phase or phase+earth block may be select programming the ModeBLIN1 parameter inside the Set \ Proﬁ le A(or B) \ Selective block-BLOCK2 \ Selective block IN menus.

Use of binary inputs:

If the I2>BLK2IN is set to ON and a binary input is designed for selective block (Block2), the pro-

• tection is blocked off by phase elements (Block2 Iph) or by any protection element (Block2 Iph/IE) according the selectivity block criteria.

[3]

The enable I2>BLK2IN and/or I2>>BLK2IN param-

eters are available inside the Set \ Proﬁ le A(or B) \ Phase unbalance-46 \ I2> Element \ Setpoints menus, while the Block2 Iph and Block2 Iph/IE functions must be assigned to the selected binary inputs inside the Set \ Inputs \ Binary input IN1(x) menus (IN1 or INx matching).

Use of committed pilot wire output BLOUT1:

•

The information about phase or phase+earth block may be select programming the ModeBLOUT1 parameter (OFF - ON IPh - ON IPh/IE - ON IE) inside Set \ Proﬁ le A(or B) \ Selective block- BLOCK2 \ Selective block OUT menus.

Use of output relay (K1...K6):

If the I2>BLK2OUT and/or I2>>BLK2OUT enable parameters is set to ON and a output relay is

• designed for selective block (Block2), the protection issues a block output by earth elements (BLK2OUT-IE) or by any protection element (BLK2OUT-Iph/IE), whenever the given element (Start I2>, Start I2>>) becomes active. The enable I2>BLK2OUT, I2>>BLK2OUT parameters (ON or OFF) are available inside the Set \ Proﬁ le A(or B) \ Phase unbalance-46 \ I2> Element (I2>> Element) \ Set- points menus, while the BLK2OUT-Iph-K, BLK2OUT-Iph/IE-K and/or BLK2OUT-IE-K output relays and LEDs (BLK2OUT-Iph-L, BLK2OUT-Iph/IE-L e/o BLK2OUT-IE-L) must be select inside the Set \ Proﬁ le A(or B) \ Selective block-BLOCK2 \ Selective block OUT menu.

Note 1 The common settings concerning the Breaker failure protection are adjustable inside the Breaker Failure - BF menu.

Note 2 The exhaustive treatment of the logical block (Block 1) function may be found in the “Logic Block” paragraph inside CONTROL AND MONITOR-

ING section

Note 3 The exhaustive treatment of the selective block (Block 2) function may be found in the “Selective Block” paragraph inside CONTROL AND

MONITORING section

58

NC 2 0 - Ma nu al - 0 1 - 2 015

FUNCTION CHARACTERISTICS

I2> Enable

I2>inhibition

ON≡Enable I2> unbalance current element

ON≡Inhibit (from I2>>element)

I2>

def

Start I2>

I2>ST-K I2>ST-L

I

2

CB-State

I2CLP>Mode

(Pickup outside CLP)

I2≥

I2>

def

I

2CLP

>def

I2≥

I

2CLP>def

t

2CLP>

t

2CLP>>

Output

T0

(Pickup within CLP)

t

2CLP>>

A B C

&

A =“1”A =“0 or OFF”

A = ON - Change setting B = OFF C = ON - Element blocking

≥1

CLP I2>

t

2>def

t

2>def

RESET

0T

I2>ALTR-K I2>ALTR-L

TRIPPING MATRIX

(LED+RELAYS)

Trip I2>

≥1

I2> element (46) block diagram

Block1, Block2

CB State CB OPEN CB CLOSED CB OPEN

t

2CLP>

Output t

2CLP>>

HIGH THRESHOLD/

BLOCK

Phase unbalance current (46) - ﬁrst element logic diagram (I2>)

LOW THRESHOLD/

UNBLOCK

0.1 s

HIGH THRESHOLD/

BLOCK

t

Fun_46_S1.ai

FUNCTION CHARACTERISTICS

NC 2 0 - Ma nu al - 0 1 - 2 015

59

I2>BLK1

Enable (ON≡Enable)

Start I

>

2

Tri p I

&

>

2

&

BLK1I2>

&

Block1

I2>BLK2IN

BLIN1

Block2 IPh

Block2 IPh/IE

Logic

n.c. n.o.

INx

t

ON

INx

t

ON

T0

Binary input INx

Block2 input enable (ON≡Enable)

ModeBLIN1

Pilot wire input

Logic

n.c. n.o.

INx

t

INx

ON

INx

t

INx

ON

T0

Binary input INx

FROM ANY PROTECTIONS

Logic

n.c. n.o.

INx

t

INx

ON

INx

t

INx

ON

T0

Binary input INx

FROM EARTH FAULT PROTECTIONS

INx

t

OFF

INx

t

OFF ON IPh ON IPh/IE ON IE

t

OFF

t

OFF

t

OFF

t

OFF

T0

≥1

Block1

T0

Block1

&

Block1, Block2

BLK2IN I2>

&

BLK2IN-Iph

Iph Block2

tB-K tB-L

t

B-Iph

TRIPPING MATRIX

≥1

t

≥1

T0

≥1

B-Iph

t

B-IE

t

B-IE

T0

≥1

tB timeout

BLK2IN-IE

(LED+RELAYS)

Block2 IE

I2>BLK2OUT

Logic

INx

n.c. n.o.

T0

Binary input INx

I2>

Block2 output (ON≡Enable)

INx

t

ON

t

ON

&

INx

t

OFF

INx

t

OFF

T0

I

> Block2 OUT

2

>> Block2 OUT

I

2

> Block2 OUT

I

N

>> Block2 OUT

I

N

DthAL1Block2 OUT DthAL2 Block2 OUT

Dth Block2 OUT

I>

Block2 OUT

RMS

I>> Block2 OUT

I>>> Block2 OUT

IE> Block2 OUT

IE>> Block2 OUT

IE>>> Block2 OUT

≥1

ST-Iph BLK2

t

F-IPh

t

F-IPh

T0

≥1

t

F-IPh/IE

t

F-IPh/IE

T0

t

F-IE

t

F-IE

T0

ST-IE BLK2

IE Block2

BLK2OUT-Iph

BLK2OUT-IE

BLK2OUT-Iph/IE

ModeBLOUT1

A B C D

BLK2OUT-IPh-K BLK2OUT-IPh-L

BLK2OUT-IE-K BLK2OUT-IE-L

BLK2OUT-IPh/IE-K BLK2OUT-IPh/IE-L

A = OFF B = ON IPh C = ON IPh/IE D = ON IE

Pilot wire output

Block2 input

TRIPPING MATRIX

(LED+RELAYS)

BLOUT1

Block2 output

Logic diagram concerning the ﬁrst threshold (I2>) of the phase balance element - 46

60

NC 2 0 - Ma nu al - 0 1 - 2 015

46S1_BL-diagram.ai

FUNCTION CHARACTERISTICS

I2>> Enable

I2>inhibition

ON≡Enable I2> unbalance current element

ON≡Inhibit (from I2>>element)

I2>>

def

Start I2>>

I2>>ST-K I2>>ST-L

I

2

CB-State

I2CLP>>Mode

I2≥

I2>>

def

I

2CLP

>>def

I2≥

I

2CLP>>def

t

2CLP>>

t

2CLP>>

Output

T0

(Pickup outside CLP)

(Pickup within CLP)

t

2CLP>>

A B C

&

A =“1”A =“0 or OFF”

A = ON - Change setting B = OFF C = ON - Element blocking

≥1

CLP I2>>

t

2>>def

t

2>>def

RESET

0T

I2>>ALTR-K I2>>ALTR-L

TRIPPING MATRIX

(LED+RELAYS)

Trip I2>>

≥1

I2>> element (46) block diagram

Block1, Block2

CB State CB OPEN CB CLOSED CB OPEN

t

2CLP>

Output t

2CLP>>

HIGH THRESHOLD/

BLOCK

LOW THRESHOLD/

UNBLOCK

Phase unbalance current (46) - second element logic diagram (I2>>)

0.1 s

HIGH THRESHOLD/

BLOCK

t

Fun_46_S2.ai

FUNCTION CHARACTERISTICS

NC 2 0 - Ma nu al - 0 1 - 2 015

61

I2>>BLK1

Enable (ON≡Enable)

Start I

>

2

Trip I

&

>

2

&

BLK1I2>

&

Block1

I2>>BLK2IN

BLIN1

Block2 IPh

Block2 IPh/IE

Logic

n.c. n.o.

INx

t

ON

INx

t

ON

T0

Binary input INx

Block2 input enable (ON≡Enable)

ModeBLIN1

Pilot wire input

Logic

n.c. n.o.

INx

t

INx

ON

INx

t

INx

ON

T0

Binary input INx

FROM ANY PROTECTIONS

Logic

n.c. n.o.

INx

t

INx

ON

INx

t

INx

ON

T0

Binary input INx

FROM EARTH FAULT PROTECTIONS

INx

t

OFF

INx

t

OFF ON IPh ON IPh/IE ON IE

t

OFF

t

OFF

t

OFF

t

OFF

T0

≥1

Block1

T0

Block1

&

Block1, Block2

BLK2IN I2>

&

BLK2IN-Iph

Iph Block2

tB-K tB-L

t

B-Iph

TRIPPING MATRIX

≥1

t

≥1

T0

≥1

B-Iph

t

B-IE

t

B-IE

T0

≥1

tB timeout

BLK2IN-IE

(LED+RELAYS)

Block2 IE

I2>>BLK2OUT

Logic

INx

n.c. n.o.

T0

Binary input INx

I2>>

Block2 output (ON≡Enable)

INx

t

ON

t

ON

&

INx

t

OFF

INx

t

OFF

T0

> Block2 OUT

I

2

>> Block2 OUT

I

2

IN> Block2 OUT

>> Block2 OUT

I

N

DthAL1Block2 OUT DthAL2 Block2 OUT

Dth Block2 OUT

I>

Block2 OUT

RMS

I>> Block2 OUT

I>>> Block2 OUT

IE> Block2 OUT

IE>> Block2 OUT

IE>>> Block2 OUT

≥1

ST-Iph BLK2

t

F-IPh

t

F-IPh

T0

≥1

t

F-IPh/IE

t

F-IPh/IE

T0

t

F-IE

t

F-IE

T0

ST-IE BLK2

IE Block2

BLK2OUT-Iph

BLK2OUT-IE

BLK2OUT-Iph/IE

ModeBLOUT1

A B C D

BLK2OUT-IPh-K BLK2OUT-IPh-L

BLK2OUT-IE-K BLK2OUT-IE-L

BLK2OUT-IPh/IE-K BLK2OUT-IPh/IE-L

A = OFF B = ON IPh C = ON IPh/IE D = ON IE

Pilot wire output

Block2 input

TRIPPING MATRIX

(LED+RELAYS)

BLOUT1

Block2 output

Logic diagram concerning the second threshold (I2>>) of the phase balance element - 46

62

NC 2 0 - Ma nu al - 0 1 - 2 015

46S2_BL-diagram.ai

FUNCTION CHARACTERISTICS

Neutral unbalance current - 46N

Preface

Operation and settings

One alarm and two operation thresholds, independently adjustable (I operating times (t

N>AL

, tN>, t

N>>

).

N>AL

, IN>, I

) with adjustable

N>>

The ﬁ rst one is based on deﬁ nite time characteristic. The I

> operation threshold may be programmed with deﬁ nite or inverse time according the IEC and

N

ANSI/IEEE standard; the second thresholds (I The ﬁ rst alarm threshold may be inhibited by start of the operation thresholds ( I the ﬁ rst threshold trip may be inhibited by start of the second threshold (I

>>) is based on deﬁ nite time characteristic.

N

>>).

>, IN>>); similarly

The unbalance current IN is used with:

Fundamental component of the neutral unbalance current measured on the double star connection

• as module. Displacement of the unbalance current I

•

φ

=(∠IN - ∠IL1) as phase displacement.

N

, positive for lagging current compared with IL1 current

N

To compensate the inherent unbalance in a un-faulted three phase capacitor bank, a suitable manual or automatic adjustment is provided. The user may adjust the compensation values (I current when no fault are present on-duty bank capacitors (I

, φC) by setting IC = IN and φC = φN, where the neutral

C

, φN) are measured by relay.

N

The compensated imbalance current phasor is calculated by protection relay by the vector difference I The user can check the current imbalance compensation by detecting the measures (I and φ

= IN - I

NC

phase) for the current imbalance compensated phasor INC available inside the Read \ Mea-

C

module

NC

sures menu. The relay internally measures the real unbalanced current when fault are present: I

= IN - IC (module and phase displacement).

NC

The compensation parameters are adjustable inside the Set \ Compensation- 46N menu. The compensation may be performed:

Manually by means the Manual compensation command; the setting I

•

and PhiC parameter are

C

entered Automatically by means the Automatic compensation command; the calculated I

•

and PhiC pa-

C

rameter are used. This command is active only with user level 1 when the measured currents are inside the operating ﬁ eld; the upshot of the command is shown by means the ACE ﬂ ag. The used parameters can be read inside the Read \ Measures \ Calculated menu.

If the unbalance current I

exceeds the setting threshold a start is issued. After expiry of the as-

NC

sociated operate time a trip command is issued; if instead the current drops below the threshold, the element is restored. The ﬁ rst threshold (I characteristic curves:

Standard Inverse Time (IEC 255-3/BS142 type A or SIT): t = 0.14 · t

•

Very Inverse Time (IEC 255-3/BS142 type B or VIT): t = 13.5 · t

•

Extremely Inverse Time (IEC 255-3/BS142 type C or EIT): t = 80 · t

•

Moderately Inverse (ANSI/IEEE type MI): t = t

•

Very Inverse (ANSI/IEEE type VI): t = t

•

Extremely Inverse (ANSI/IEEE type EI): t = t

) may be programmed with deﬁ nite or inverse time according the following

N>

N>inv N>inv

/ [(INC/IN>

N>inv

· {0.01 / [(INC/IN>

N>inv

· {3.922 / [(INC/IN>

N>inv

· {5.64 / [(INC/IN>

N>inv

/ [(INC/IN> / [(INC/IN>

0.02

)

inv

) - 1]

inv

)2 - 1]

inv

0.02

)

- 1] + 0.023}

inv

)2 - 1] + 0.098}

inv

)2 - 1] + 0.024}

inv

- 1]

Where:

t: operate time I

: compensated unbalance current

NC

I

: threshold setting

N>inv

t>

: operate time setting

inv

The alarm threshold (I>

) has deﬁ nite time characteristic.

AL

FUNCTION CHARACTERISTICS

t

TRIP

RIPTRIP

t

N>AL

tN>

tN>>

I

N>AL

General operation time characteristic for the neutral unbalance elements - 46N

IN> IN>>

For all inverse time characteristics, following data applies:

•

Asymptotic reference value (minimum pickup value): 1.1 I

NC 2 0 - Ma nu al - 0 1 - 2 015

N>inv

I

NC

t-int-F46N.ai

63

Minimum operate time: 0.1 s

• Range where the equation is valid:

•

If I>

pickup ≥ 0.15 INn, the upper limit is 3 INn.

inv

[1]

1.1 ≤ INC/IN>

inv

≤ 20

I

PhiC ACE

C

Compensation 46N

I I

Block1

I I

Block1

N C

≥

N

C

For all deﬁ nite time elements the upper limit for measuring is 3 I

Nn

.

All overcurrent elements can be enabled or disabled by setting ON or OFF the IN>AL Enable,

IN> Enable and/or IN>> Enable parameters inside the Set \ Proﬁ le A(or B) \ Neutral unbalance current-46N \ IN>AL Element (IN> Element, IN>> Element) \ Setpoints menus.

The ﬁ rst element can be programmed with deﬁ nite or inverse time characteristic by setting the

IN>Curve parameter (DEFINITE, IEC/BS A, IEC/BS B, IEC/BS C, ANSI/IEE MI, ANSI/IEE VI, ANSI/IEE EI, CAPACITOR) available inside the Set \ Proﬁ le A(or B) \ Neutral unbalance cur-

rent-46N \ IN> Element \ Setpoints menu.

INCLP>

inv

Start IN>

t

>

ALdef

Start IN>

Trip IN>

BLK1IN>

inv

Start IN>

&

tN

>

Trip IN>

CLPIN>

IN>BF

BLK1IN>

IN>AL Enable

IN>AL inhibition

IN> Enable

IN>Curve

INCLP>ALMode

IN>ALBLK1

INCLP>Mode

IN>BLK1

&

tNCLP>

Start IN>

tNCLP>

AL

IN>AL Element

Start IN>

IN>

def

IN> Element

AL

&

IN>

ALdef

&

INCLP>

Trip IN>

INCLP>

ALdef

tN

def

IN>

>

def

IN>AL disbyIN>

IN>BF

&

AL AL

AL

inv

Block2

I

Block1

Block2

N

IN>BLK2IN

&

IN> inhibition

IN>>BLK2IN

&

Start IN>

IN>> Enable

IN>>BLK1

Start IN>>

&

Start IN>

INCLP>>Mode

Start IN>>

&

IN>BLK2OUT

&

tNCLP>>

IN>> Element

&

IN>>BLK2OUT

Start IN>>

IN>>

Trip IN>>

&

INCLP>>

def

IN>AL disbyIN>>

Start IN>>

IN>>BF

&

tN

def

&

IN> disbyIN>>

Start IN>>

BLK2ININ>

BLK2OUT

>>

def

Start IN>

Trip IN>

>

CLPIN>

&

IN>>BF

BLK1IN>>

>

BLK2ININ

>

BLK2OUT

General logic diagram of the unbalance current elements - 46N

Note 1 When the input value is more than 20 times the set point , the operate time is limited to the value corresponding to 20 times the set point

64

NC 2 0 - Ma nu al - 0 1 - 2 015

FUNCTION CHARACTERISTICS

all-F46N.ai

The operation of IN>AL element may be inhibited by:

The start of the ﬁ rst element (I

•

>) by setting ON the Disable IN>AL by start IN> (IN>ALdisbyIN>)

N

parameter available inside the Set \ Proﬁ le A(or B) \ Neutral unbalance current-46N \ IN> Element \ Setpoints menu. The start of second element (I

•

>>) by setting ON the Disable IN>AL by start IN>>

N

(IN>ALdisbyIN>>) parameter available inside the Set \ Proﬁ le A(or B) \ Neutral unbalance cur- rent-46N \ IN>> Element \ Setpoints menu.

Similarly, the operation of I by setting ON the Disable I

> element may be inhibited by the start of the second element (IN>>)

N

> by start I

N

>> (IN>disbyIN>>) parameter available inside the Set \

N

Proﬁ le A(or B) \ Neutral unbalance current-46N \ IN>> Element \ Setpoints menu.

All the named parameters can be set separately for Proﬁ le A and Proﬁ le B menus.

Logical block (Block1)

Selective block (Block2)

The operation threshold elements (I and/or IN>> BF parameter is set to ON. The parameters are available inside the Set \ Proﬁ le A(or B) \ Neutral unbalance current-46N \ IN> Element (IN>> Element) \ Setpoints menus.

>, I

>>) can produce the Breaker Failure output if the IN> BF

N

[1]

If the CLP function (Cold Load Pick-up) is enabled for element blocking, the selected threshold may be blocked for an adjustable time interval, starting from the circuit breaker closure. This operating mode may be select by setting ON-Element blocking the INCLP>AL Mode, INCLP>Mode and/or INCLP>> Mode parameters. If the CLP function (Cold Load Pick-up) is enabled for threshold change, the selected threshold may be changed for an adjustable time interval, starting from the circuit breaker closure. This operating mode may be select by setting ON-Change setting the INCLP>AL Mode, INCLP>Mode and/or INCLP>> Mode parameters, whereas the operating thresholds within the CLP may be adjusted inside the Set \ Proﬁ le A(or B) \ Neutral unbalance current-46N \ IN>AL (Element IN> Element IN>>) Element \ Setpoints menus. For both operating modes the CLP Activation time parameters (tNCLP-AL, tNCLP>, tN-

CLP>>) may be adjusted inside the Set \ Proﬁ le A(or B) \ Neutral unbalance current-46N \ IN>AL (Element IN> Element IN>>) Element \ Setpoints menus.

For every of the two thresholds the following block criteria are available:

If the IN>ALBLK1, IN>BLK1 and/or IN>>BLK1 enabling parameters are set to ON and a binary input is designed for logical block (Block1), the concerning element is blocked off whenever the given input is active.

[2]

The enabling parameters are available inside the Set \ Proﬁ le A(or B) \ Neu-

tral unbalance current-46N \ IN>AL (Element IN> Element IN>>) Element \ Setpoints menus, while the Block1 function must be assigned to the selected binary input inside the Set \ Inputs \ Binary input IN1(x) menus.

For the operation threshold element, the selective block may be set. The logic selectivity function may be performed by means any combination of the following I/O:

•

One committed pilot wire input (BLIN1).

•

One or more binary inputs designed for input selective block.

•

One committed pilot wire output (BLOUT1).

•

One or more output relays designed for output selective block.

Only when the committed pilot wire are used the continuity check of the pilot wire link is active.

Use of committed pilot wire input BLIN1:

•

The protection is blocked off according the selectivity block criteria when the input BLIN1 is active. The information about phase or phase+earth block may be select programming the ModeBLIN1 parameter inside the Set \ Proﬁ le A(or B) \ Selective block-BLOCK2 \ Selective block IN menus.

Use of binary inputs:

•

If the IN>BLK2IN and/or IN>>BLK2IN parameter is set to ON and a binary input is designed for selective block (Block2), the protection is blocked off by phase elements (Block2 Iph) or by any protection element (Block2 Iph/IE) according the selectivity block criteria.

[3]

The enable IN>BLK2IN,

IN>>BLK2IN parameters is available inside the Set \ Proﬁ le A(or B) \ Neutral unbalance current- 46N \ Element IN> (Element IN>>) Element \ Setpoints menus, while the Block2 Iph and Block2 Iph/IE functions must be assigned to the selected binary inputs inside the Set \ Inputs \ Binary input IN1(2) menus (IN1 or IN2 matching).

Use of committed pilot wire output BLOUT1:

•

The information about phase or phase+earth block may be select programming the ModeBLOUT1 parameter (OFF - ON IPh - ON IPh/IE - ON IE) inside Set \ Proﬁ le A(or B) \ Selective block- BLOCK2 \ Selective block OUT menus.

Note 1 The common settings concerning the Breaker failure protection are adjustable inside the Breaker Failure - BF menu.

Note 2 The exhaustive treatment of the logical block (Block 1) function may be found in the “Logic Block” paragraph inside CONTROL AND MONITOR-

ING section

Note 3 The exhaustive treatment of the selective block (Block 2) function may be found in the “Selective Block” paragraph inside CONTROL AND

MONITORING section

FUNCTION CHARACTERISTICS

NC 2 0 - Ma nu al - 0 1 - 2 015

65

Use of output relay (K1...K6):

•

If the IN>BLK2OUT enable parameter is set to ON and a output relay is designed for selective block (Block2), the protection issues a block output by earth elements (BLK2OUT-IE) or by any protection element (BLK2OUT-Iph/IE), whenever the given element (Start IN>, Start IN>>) becomes active. The enable IN>BLK2OUT, IN>>BLK2OUT parameters (ON or OFF) is available inside the

Set \ Proﬁ le A(or B) \ Neutral unbalance current-46N \ Element IN> (Element IN>>) Element \ Setpoints menus, while the BLK2OUT-Iph-K, BLK2OUT-Iph/IE-K and/or BLK2OUT-IE-K output

relays and LEDs (BLK2OUT-Iph-L, BLK2OUT-Iph/IE-L e/o BLK2OUT-IE-L) must be select inside the Set \ Proﬁ le A(or B) \ Selective block-BLOCK2 \ Selective block OUT menu.

IN>AL Enable

IN>AL inhibition

I

NC

INC≥

CB-State

INCLP>ALMode

ON≡Enable IN>AL unbalance current element

ON≡Inhibit (from IN> and/or IN>> element)

IN>

ALdef

INC≥

IN>

ALdef

I

NCLP>AL

def

I

NCLP>AL

def

t

NCLP>AL

t

NCLP>AL

T0

(Pickup outside CLP)

(Pickup within CLP)

Output t

NCLP>AL

A B C

&

A =“1”A =“0 or OFF”

A = ON - Change setting B = OFF C = ON - Element blocking

≥1

CLP IN>AL

≥1

t

N>ALdef

t

N>ALdef

RESET

0T

Start IN>AL

IN>ALST-K IN>ALST-L

IN>ALTR-K IN>ALTR-L

Trip I>AL

TRIPPING MATRIX

(LED+RELAYS)

IN>ALBLK1

Enable (ON≡Enable)

&

Block1

Logic

n.c. n.o.

INx

t

INx

ON

INx

t

ON

T0

Binary input INx

CB State CB OPEN CB CLOSED CB OPEN

Output t

NCLP>

t

OFF

INx

t

OFF

T0

HIGH THRESHOLD/

BLOCK

Block1

t

NCLP>

LOW THRESHOLD/

UNBLOCK

Neutral unbalance current (46N) - Alarm element logic diagram (IN>AL)

66

NC 2 0 - Ma nu al - 0 1 - 2 015

Start IN>

Tri p IN>

0.1 s

AL

&

AL

HIGH THRESHOLD/

&

BLOCK

BLK1IN>AL

Block1

t

46NAL.ai

FUNCTION CHARACTERISTICS

I

NC

IN> Enable

IN> inhibition

State

IN>

def

INC≥

IN>

def

State

IN>

def

INC≥

IN>

inv

I

NCL P

>def

INC≥

I

N

CLP>(def/inv)

ON≡Enable IN> unbalance current element

ON≡Inhibit (from IN>> element)

&

(Pickup outside CLP)

≥1

&

I

NCL P

>inv

(Pickup within CLP)

IN>AL disbyl>

&

A =“1”A =“0 or OFF”

≥1

IN> Curve

CLP IN>

Inhibit

Start IN>

)

&

IN>AL inhibition

(ON≡

Start IN>

IN>ST-K

IN>ST-L

t

N>inv

t

N>def

t

0T

N>

RESET

IN>TR-K

0T

IN>TR-L

TRIPPING MATRIX

(LED+RELAYS)

Trip IN>

CB-State

INCLP>Mode

t

NCLP>

t

NCLP>

Output t

T0

IN> element (46N) block diagram

Block1, Block2

CB State CB OPEN CB CLOSED CB OPEN

NCLP>

A = ON - Change setting

A

B = OFF

B

C = ON - Element blocking

C

≥1

t

NCLP>

Output t

NCLP>

HIGH THRESHOLD/

BLOCK

LOW THRESHOLD/

Neutral unbalance current (46N) - First element logic diagram (IN>)

FUNCTION CHARACTERISTICS

NC 2 0 - Ma nu al - 0 1 - 2 015

UNBLOCK

0.1 s

HIGH THRESHOLD/

BLOCK

t

46NS1.ai

67

IN>BLK1

Enable (ON≡Enable)

Start I

>

N

Trip I

&

>

N

&

BLK1IN>

&

Block1

IN>BLK2IN

BLIN1

Block2 IPh

Block2 IPh/IE

Logic

n.c. n.o.

INx

t

ON

INx

t

ON

T0

Binary input INx

Block2 input enable (ON≡Enable)

ModeBLIN1

Pilot wire input

Logic

n.c. n.o.

INx

t

INx

ON

INx

t

INx

ON

T0

Binary input INx

FROM ANY PROTECTIONS

Logic

n.c. n.o.

INx

t

INx

ON

INx

t

INx

ON

T0

Binary input INx

FROM EARTH FAULT PROTECTIONS

INx

t

OFF

INx

t

OFF ON IPh ON IPh/IE ON IE

t

OFF

t

OFF

t

OFF

t

OFF

T0

≥1

Block1

T0

Block1

&

Block1, Block2

BLK2IN IN>

&

BLK2IN-Iph

Iph Block2

tB-K tB-L

t

B-Iph

TRIPPING MATRIX

≥1

t

≥1

T0

≥1

B-Iph

t

B-IE

t

B-IE

T0

≥1

tB timeout

BLK2IN-IE

(LED+RELAYS)

Block2 IE

IN>BLK2OUT

Logic

INx

n.c. n.o.

T0

Binary input INx

IN>

Block2 output (ON≡Enable)

INx

t

ON

t

ON

&

INx

t

OFF

INx

t

OFF

T0

I

> Block2 OUT

2

>> Block2 OUT

I

2

> Block2 OUT

I

N

>> Block2 OUT

I

N

DthAL1Block2 OUT DthAL2 Block2 OUT

Dth Block2 OUT

I>

Block2 OUT

RMS

I>> Block2 OUT

I>>> Block2 OUT

IE> Block2 OUT

IE>> Block2 OUT

IE>>> Block2 OUT

≥1

ST-Iph BLK2

t

F-IPh

t

F-IPh

T0

≥1

t

F-IPh/IE

t

F-IPh/IE

T0

t

F-IE

t

F-IE

T0

ST-IE BLK2

IE Block2

BLK2OUT-Iph

BLK2OUT-IE

BLK2OUT-Iph/IE

ModeBLOUT1

A B C D

BLK2OUT-IPh-K BLK2OUT-IPh-L

BLK2OUT-IE-K BLK2OUT-IE-L

BLK2OUT-IPh/IE-K BLK2OUT-IPh/IE-L

A = OFF B = ON IPh C = ON IPh/IE D = ON IE

Pilot wire output

Block2 input

TRIPPING MATRIX

(LED+RELAYS)

BLOUT1

Block2 output

Neutral unbalance (46N) - Logic diagram of the blocking signals concerning the ﬁrst element (IN>)

68

NC 2 0 - Ma nu al - 0 1 - 2 015

46NS1_BL-diagram.ai

FUNCTION CHARACTERISTICS

IN>> Enable

IN>>

ON≡Enable IN>> unbalance current element

def

IN> disbyl>>

IN>AL disbyl>>

Inhibit

(ON≡

Start IN>>

Inhibit

(ON≡

Start IN>>

)

&

)

&

IN>AL inhibition

IN> inhibition

Start IN>>

IN>>ST-K IN>>ST-L

I

NC

CB-State

INCLP>>Mode

IN>>BLK1

(Pickup outside CLP)

INC≥

IN>

def

I

NCLP

>>def

INC≥

I

NCLP

>>def

t

NCLP>>

t

NCLP>>

Output t

T0

Enable (ON≡Enable)

(Pickup within CLP)

NCLP>

A B C

&

A =“1”A =“0 or OFF”

A = ON - Change setting B = OFF C = ON - Element blocking

Start IN>>

Trip I

&

t

N>>def

t

N>>def

RESET

IN>>TR-K

0T

IN>>TR-L

TRIPPING MATRIX

(LED+RELAYS)

Trip IN>>

CLP IN>>

≥1

&

>>

N

&

BLK1IN>>

Block1

Logic

n.c. n.o.

INx

t

INx

ON

INx

t

ON

T0

Binary input INx

CB State CB OPEN CB CLOSED CB OPEN

Output t

NCLP>>

t

OFF

INx

t

OFF

T0

HIGH THRESHOLD/

BLOCK

Block1

t

NCLP>>

LOW THRESHOLD/

UNBLOCK

Neutral unbalance current (46N) - Second element logic diagram (IN>>)

FUNCTION CHARACTERISTICS

NC 2 0 - Ma nu al - 0 1 - 2 015

0.1 s

HIGH THRESHOLD/

BLOCK

t

46NS2.ai

69

IN>>BLK1

Enable (ON≡Enable)

Start I

>>

N

Tri p I

&

>>

N

&

BLK1IN>>

&

Block1

IN>>BLK2IN

BLIN1

Block2 IPh

Block2 IPh/IE

Logic

n.c. n.o.

INx

t

ON

INx

t

ON

T0

Binary input INx

Block2 input enable (ON≡Enable)

ModeBLIN1

Pilot wire input

Logic

n.c. n.o.

INx

t

INx

ON

INx

t

INx

ON

T0

Binary input INx

FROM ANY PROTECTIONS

Logic

n.c. n.o.

INx

t

INx

ON

INx

t

INx

ON

T0

Binary input INx

FROM EARTH FAULT PROTECTIONS

INx

t

OFF

INx

t

OFF ON IPh ON IPh/IE ON IE

t

OFF

t

OFF

t

OFF

t

OFF

T0

≥1

Block1

T0

Block1

&

Block1, Block2

BLK2IN IN>>

&

BLK2IN-Iph

Iph Block2

tB-K tB-L

t

B-Iph

TRIPPING MATRIX

≥1

t

≥1

T0

≥1

B-Iph

t

B-IE

t

B-IE

T0

≥1

tB timeout

BLK2IN-IE

(LED+RELAYS)

Block2 IE

IN>>BLK2OUT

Logic

INx

n.c. n.o.

T0

Binary input INx

IN>>

Block2 output (ON≡Enable)

INx

t

ON

t

ON

&

INx

t

OFF

INx

t

OFF

T0

I

> Block2 OUT

2

>> Block2 OUT

I

2

IN> Block2 OUT

>> Block2 OUT

I

N

DthAL1Block2 OUT DthAL2 Block2 OUT

Dth Block2 OUT

I>

Block2 OUT

RMS

I>> Block2 OUT

I>>> Block2 OUT

IE> Block2 OUT

IE>> Block2 OUT

IE>>> Block2 OUT

≥1

ST-Iph BLK2

t

F-IPh

t

F-IPh

T0

≥1

t

F-IPh/IE

t

F-IPh/IE

T0

t

F-IE

t

F-IE

T0

ST-IE BLK2

IE Block2

BLK2OUT-Iph

BLK2OUT-IE

BLK2OUT-Iph/IE

ModeBLOUT1

A B C D

BLK2OUT-IPh-K BLK2OUT-IPh-L

BLK2OUT-IE-K BLK2OUT-IE-L

BLK2OUT-IPh/IE-K BLK2OUT-IPh/IE-L

A = OFF B = ON IPh C = ON IPh/IE D = ON IE

Pilot wire output

Block2 input

TRIPPING MATRIX

(LED+RELAYS)

BLOUT1

Block2 output

Neutral unbalance (46N) - Logic diagram of the blocking signals concerning the second element (IN>>)

70

NC 2 0 - Ma nu al - 0 1 - 2 015

46NS2_BL-diagram.ai

FUNCTION CHARACTERISTICS

Thermal image - 49

Operation and settings

Preface

It is a overload protection with memory capability and three setpoints, used to protect lines and

transformers against thermal overload.

The phase currents are used into an algorithm reproducing a thermal replica according the IEC

60255-8 standard taking into account the Joule losses and the cooling effect due to the load reduc-

tion; in this way the previous history and the overload are taken into account.

The thermal protection can be adapted to the different features of motors by setting the thermal

heating t+ and cooling t- constants ( the t+ constant refers to motor running condition, while the

t- constant, always higher than t+, refers to stop condition).

The trip element has an adjustable threshold; with 1.2 Dθ

corresponding to the nominal operation condition) the corresponding tripping current I

setting (ie 1.2 times the overtemperature

B

is 1.1 since

B

the temperature rise is proportional to the square of the current.

The 49 element is provided with two further thresholds Dθ

AL1

and Dθ

, lower than the previous one.

AL2

These thresholds, both adjustable, provide an alarm signal to draw attention in the event of anoma-

lous heating, without disconnect the protected device. One of the above thresholds can be used to prevent refeeding of the system when heating approaches the trip conditions since the additional heating brought on by the inrush currents would cause the protection to operate.

The thermal current used for thermal image calculation is:

= max (IL1, IL2, IL3)

I

th

If the second harmonic restraint is enabled, the thermal current used for thermal image calculation becomes:

Ith = I

LMAX/KINR

where K

= max (IL1, IL2, IL3) / K

is an adjustable parameter (1.0...3.0), useful to reduce the thermal current during the

INR

transformer energization (inrush). According to a single-body thermal model, the thermal image is based on the differential equation:

dDθ/dt+Dθ/T=(I where Dθ is the system thermal state as a percentage of base thermal capacity Dθ

to the base current I

)2/T

th/IB

[1]

and T is the thermal time constant (the same for heating and cooling).

B

corresponding

B

When the thermal image Dθ overcomes the threshold a trip is issued.

t

TRIP

p=0

p=1

Dth>

General operation time characteristic for the thermal image elements - 49

Ith/I

B

The operating characteristic (IEC 60255-8) is:

t=T*ln{[(I

T*ln{[(I

)2-Dθp/DθB)]/[(Ith/IB)2-1.2] }=T*ln{[(Ith/IB)2-(Ip/IB)2]/[(Ith/IB)2-1.2] =

th/IB

)2-p2]/[(Ith/IB)2-1.2]} [1]

th/IB

where:

•

t: operating time,

•

ln: natural logarithm,

•

and Ip are the thermal image and the corresponding equivalent thermal current before the

Dθ

p

overload occurs.

•

p=I

=√(Dθp/DθB: prior load.

p/IB

Following data applies:

•

Range where the equation is valid: 1.1I

•

If 10IB ≤ Ith ≤ 20IB, the operating time is ﬁ xed to a value corresponding to the 10I

•

The upper limit is 20IB.

Note 1 Assuming that the secondary rated current of the line CT’s equals the rated current of the NA20 relay, as usually happens, the IB value is the

ratio between the rated current of the protected component (line, transformer,...) and the primary rated current of the CT’s.

FUNCTION CHARACTERISTICS

NC 2 0 - Ma nu al - 0 1 - 2 015

≤ Ith ≤ 10I

B

t-int-F49.ai

71

If the CLP function (Cold Load Pick-up) is enabled for blocking 49, the thermal image is blocked for an adjustable time interval, starting from the circuit breaker closure.

[1]

The operating mode parameter

may be select by setting ON-Element blocking the DThCLP Mode parameter inside the Set \ Proﬁ le A(or B) \ Thermal image-49 \ Common conﬁ guration menu.

If the CLP function (Cold Load Pick-up) is enabled for threshold change, the equivalent thermal current may be decreased by means a K circuit breaker closure.

[2]

The operating mode parameter may be select by setting ON-Change

factor for an adjustable time interval, starting from the

INR

setting the DThCLP Mode parameter inside the Set \ Proﬁ le A(or B) \ Thermal image-49 \ Common conﬁ guration menu.

All elements can be enabled or disabled by setting ON or OFF the DThetaAL1 Enable, DTheta-

AL2 Enable and/or DTheta> Enable parameters inside the Set \ Proﬁ le A(or B) \ Thermal image-

49 \ DthAL1 Element (DthAL2 Element, Dth> Element) menus.

Block1

Block2

DTh> Enable DTh>

Dth> Element

I

th

50-51 inhibition

Dth>BLK1

Dth

Dth> Element

Dth>disby50-51

&

Trip D th>

>BLK2IN

&

Trip D th>

Dth>BLK2OUT

Trip D th>

&

Trip DTh>

&

Dth>BF

&

BLK2INDth>

&

Trip DTh>

Dth>BF

&

BLK1Dth>

BLK2OUT

K

T DthIN DthCLP Mode tDthCLP

INR

Common conﬁguration

DThA L1 Enable

DthAL1 Element

DthAL1BLK1

&

Dth

AL1BLK2IN

Dth

AL1BLK2IN

DthAL1

DthAL1BLK2OUT

DThAL1

Block1

Block2

I

th

Dth>AL1

&

DThA L1

DThAL1

BLK1DthAL1

&

BLK2INDthAL1

&

BLK2OUT

Block1

Block2

I

th

DThA L2 Enable

DthAL2 Element

DthAL2BLK1

&

Dth>AL2

Dth

AL2BLK2IN

Dth

AL2BLK2IN

DthAL2

DthAL2BLK2OUT

Dth>AL2

&

DThA L2

DThAL2

BLK1DthAL2

&

BLK2INDthAL2

&

BLK2OUT

General logic diagram of the thermal image elements - 49

The trip element (Dth>) may be inhibited when a start of at least one of the overcurrent element

(Fundamental frequency 50/51) is active, if the Dth>disby50-51 parameter is set ON inside the Set \ Proﬁ le A(or B) \ Thermal image-49 \ Dth> Element menu.

The Dθ

parameter sets a minimum level of previous thermal image Dθp when the protection relay

IN

is powered or when a remote (binary input) or local (keyboard or ThySetter) command is issued.

The DthIN parameter may be adjusted inside the Set \ Proﬁ le A(or B) \ Thermal image-49\

Common conﬁ guration menu.

To active the Dθ

preset value remotely, a binary input must be programmed as Init DTheta func-

IN

tion inside the Set \ Inputs \ Binary input IN1, Binary input IN2 menu.

The trip element can produce the Breaker Failure output if the Dth> BF parameters is set to ON. The

parameter is available inside the Set \ Proﬁ le A(or B) \ Thermal image-49 \ Dth> Element menu.

Note 1 The CLP function (Cold Load Pick-up) with blocking of the 49 element has priority compared with the second harmonic restraint function, so, if

the equivalent thermal current is enabled, the latter is not reduced when a second harmonic restraint is active.

Note 2 The CLP function (Cold Load Pick-up) with threshold change of the 49 element has priority compared with the second harmonic restraint func-

tion, so, if the equivalent thermal current is enabled, the latter is not reduced when a second harmonic restraint is active.

Note 3 The common settings concerning the Breaker failure protection are adjustable inside the Breaker Failure - BF menu.

72

NC 2 0 - Ma nu al - 0 1 - 2 015

FUNCTION CHARACTERISTICS

all-F49.ai

[3]

Logical block (Block1)

For every threshold the following block criteria are available: If the DthAL1BLK1, DthAL2BLK1 and/or Dth>BLK1 enabling parameters are set to ON and a bi-

nary input is designed for logical block (Block1), the concerning element is blocked off whenever the given input is active.

[1]

The enabling parameters are available inside the Set \ Proﬁ le A(or B) \Ther-

mal image-49 \ DthAL1 Element (DthAL2 Element, Dth> Element) menus, while the Block1 function must be assigned to the selected binary input inside the Set \ Inputs \ Binary input IN1(x) menus.

Selective block (Block2)

All along the protective elements the selective block may be set.

The logic selectivity function may be performed by means any combination of the following I/O:

One committed pilot wire input (BLIN1).

•

One or more binary inputs designed for input selective block.

•

One committed pilot wire output (BLOUT1).

•

One or more output relays designed for output selective block.

• Only when the committed pilot wire are used the continuity check of the pilot wire link is active.

Use of committed pilot wire input BLIN1:

The protection is blocked off according the selectivity block criteria when the input BLIN1 is active.

•

The information about phase or phase+earth block may be select programming the ModeBLIN1

parameter inside the Set \ Proﬁ le A(or B) \ Selective block-BLOCK2 \ Selective block IN menus.

Use of binary inputs:

If the DthAL1BLK2IN, DthAL2BLK2IN and/or Dth>BLK2IN parameter are are set to ON and

•

a binary input is designed for selective block (Block2), the protection is blocked off by phase elements (Block2 Iph) or by any protection element (Block2 Iph/IE) according the selectivity block

[2]

criteria.

The enable DthAL1BLK2IN, DthAL2BLK2IN and/or Dth>BLK2IN parameters are

available inside the Set \ Proﬁ le A(or B) \ Thermal image-49 \ DthAL1 Element, DthAL2 Element, Dth> Element menus, while the Block2 Iph and Block2 Iph/IE functions must be assigned to the selected binary inputs inside the Set \ Inputs \ Binary input IN1(2) menus (IN1 or IN2 matching).

Use of committed pilot wire output BLOUT1:

The information about phase or phase+earth block may be select programming the ModeBLOUT1

• parameter inside Set \ Proﬁ le A(or B) \ Selective block-BLOCK2 \ Selective block OUT menus.

Use of output relay (K1...K6):

If the DthAL1BLK2OUT, DthAL2BLK2OUT and/o Dth>BLK2OUT enable parameters are set

•

to ON and a output relay is designed for selective block (Block2), the protection issues a block

output by phase elements (BLK2OUT-Iph) or by any protection element (BLK2OUT-Iph/IE), whenever the given element (DthAL1, DthAL2 e/o Dth>) becomes active. The enable DthAL1BLK2OUT,

DthAL2BLK2OUT and/or Dth>BLK2OUT parameters are available inside the Set \ Proﬁ le A(or B) \Thermal image-49 \ DthAL1 Element (DthAL2 Element, Dth> Element) menus, while the

BLK2OUT-Iph-K, BLK2OUT-Iph/IE-K and/or BLK2OUT-IE-K output relays must be set inside the Set \ Proﬁ le A(or B) \ Selective block-BLOCK2 \ Selective block OUT menus.

Note 1 The exhaustive treatment of the logical block (Block 1) function may be found in the “Logic Block” paragraph inside CONTROL AND MONITOR-

ING section

Note 2 The exhaustive treatment of the selective block (Block 2) function may be found in the “Selective Block” paragraph inside CONTROL AND

MONITORING section

FUNCTION CHARACTERISTICS

NC 2 0 - Ma nu al - 0 1 - 2 015

73

DthAL1 Enable

ON≡Enable element

Init DTheta

CB-State

Logic

n.c. n.o.

INx

t

INx

ON

t

ON

INx

t

OFF

t

OFF

T0

Binary input INx

Common conﬁguration

DthAL1

Pickup - CLP setting change

T DthIN

A =“1”A =“0 or OFF”

I

th

t

DthCLP

t

DthCLP

T0

(Pickup outside CLP)

K

INR

Ith∙ K

INR

(Pickup within CLP)

t

Output

DthCLP

dDθ/dt + Dθ/T = (Ith/IB)2/T

A = ON - Change setting

A B C

B = OFF C = ON - Element blocking

DthAL1

Dθ≥ DthAL1

DthAL1-K

&

DthAL1-L

TRIPPING MATRIX

(LED+RELAYS)

≥1

CLP Dth

DthCLPMode

DThhAL1 thermal image (49) block diagram

Block1, Block2

CB State CB OPEN CB CLOSED CB OPEN

t

DthCLP

Output t

DthCLP

HIGH THRESHOLD/

BLOCK

Thermal image (49) - Logic diagram of the ﬁrst alarm threshold

LOW THRESHOLD/

UNBLOCK

0.1 s

HIGH THRESHOLD/

BLOCK

t

Fun_49_AL1.ai

74

NC 2 0 - Ma nu al - 0 1 - 2 015

FUNCTION CHARACTERISTICS

DthAL1BLK1

Enable (ON≡Enable)

DthAL1

&

BLK1DthAL1

&

Block1

DThAL1BLK2IN

BLIN1

Pilot wire input

Block2 IPh

FROM ANY PROTECTIONS

Block2 IPh/IE

FROM EARTH FAULT PROTECTIONS

Logic

n.c. n.o.

INx

t

ON

INx

t

ON

T0

Binary input INx

Block2 input enable (ON≡Enable)

ModeBLIN1

Logic

n.c. n.o.

INx

t

ON

INx

t

ON

T0

Binary input INx

Logic

n.c. n.o.

INx

t

ON

INx

t

ON

T0

Binary input INx

INx

OFF ON IPh ON IPh/IE ON IE

INx

t

INx

t

INx

t

OFF

t

OFF

t

OFF

t

OFF

T0

≥1

Block1

T0

Block1

&

Block1, Block2

BLK2IN DthAL1

&

BLK2IN-Iph

Iph Block2

tB-K tB-L

t

B-Iph

TRIPPING MATRIX

≥1

t

≥1

T0

≥1

B-Iph

t

B-IE

t

B-IE

T0

≥1

tB timeout

BLK2IN-IE

(LED+RELAYS)

Block2 IE

Logic

n.c. n.o.

DthAL1BLK2OUT

INx

t

ON

INx

t

T0

Binary input INx

DthAL1

Block2 output (ON≡Enable)

INx

ON

I2> Block2 OUT

>> Block2 OUT

I

2

IN> Block2 OUT

>> Block2 OUT

I

N

DthAL1Block2 OUT

&

DthAL2 Block2 OUT

Dth Block2 OUT

I>

RMS

I>> Block2 OUT

I>>> Block2 OUT

IE> Block2 OUT

IE>> Block2 OUT

IE>>> Block2 OUT

t

OFF

t

OFF

T0

Block2 OUT

≥1

ST-Iph BLK2

t

F-IPh

t

F-IPh

T0

≥1

t

F-IPh/IE

t

F-IPh/IE

T0

t

F-IE

t

T0

ST-IE BLK2

IE Block2

F-IE

BLK2OUT-Iph

BLK2OUT-IE

BLK2OUT-Iph/IE

ModeBLOUT1

A B C D

BLK2OUT-IPh-K BLK2OUT-IPh-L

BLK2OUT-IE-K BLK2OUT-IE-L

BLK2OUT-IPh/IE-K BLK2OUT-IPh/IE-L

A = OFF B = ON IPh C = ON IPh/IE D = ON IE

Pilot wire output

Block2 input

TRIPPING MATRIX

(LED+RELAYS)

BLOUT1

Block2 output

Thermal image (49) - Logic diagram of the blocking signals concerning the ﬁrst alarm element

FUNCTION CHARACTERISTICS

NC 2 0 - Ma nu al - 0 1 - 2 015

49AL1_BL-diagram.ai

75

DthAL2 Enable

ON≡Enable element

Init DTheta

CB-State

Logic

n.c. n.o.

INx

t

INx

ON

t

ON

INx

t

OFF

t

OFF

T0

Binary input INx

Common conﬁguration

DthAL2

Pickup - CLP setting change

T DthIN

A =“1”A =“0 or OFF”

I

th

t

DthCLP

t

DthCLP

T0

(Pickup outside CLP)

K

INR

Ith∙ K

INR

(Pickup within CLP)

t

Output

DthCLP

dDθ/dt + Dθ/T = (Ith/IB)2/T

A = ON - Change setting

A B C

B = OFF C = ON - Element blocking

DthAL2

Dθ≥ DthAL2

DthAL2-K

&

DthAL2-L

TRIPPING MATRIX

(LED+RELAYS)

≥1

CLP Dth

≥1

DthCLPMode

DThhAL2 thermal image (49) block diagram

Block1, Block2

CB State CB OPEN CB CLOSED CB OPEN

t

DthCLP

Output t

DthCLP

HIGH THRESHOLD/

BLOCK

LOW THRESHOLD/

UNBLOCK

0.1 s

HIGH THRESHOLD/

BLOCK

t

Thermal image (49) - Logic diagram of the second alarm threshold

76

NC 2 0 - Ma nu al - 0 1 - 2 015

Fun_49_AL2.ai

FUNCTION CHARACTERISTICS

DthAL2BLK1

Enable (ON≡Enable)

DthAL2

&

BLK1DthAL2

&

Block1

DThAL2BLK2IN

BLIN1

Pilot wire input

Block2 IPh

FROM ANY PROTECTIONS

Block2 IPh/IE

FROM EARTH FAULT PROTECTIONS

Logic

n.c. n.o.

INx

t

ON

INx

t

ON

T0

Binary input INx

Block2 input enable (ON≡Enable)

ModeBLIN1

Logic

n.c. n.o.

INx

t

ON

INx

t

ON

T0

Binary input INx

Logic

n.c. n.o.

INx

t

ON

INx

t

ON

T0

Binary input INx

INx

OFF ON IPh ON IPh/IE ON IE

INx

t

INx

t

INx

t

OFF

t

OFF

t

OFF

t

OFF

T0

≥1

Block1

T0

Block1

&

Block1, Block2

BLK2IN DthAL2

&

BLK2IN-Iph

Iph Block2

tB-K tB-L

t

B-Iph

TRIPPING MATRIX

≥1

t

≥1

T0

≥1

B-Iph

t

B-IE

t

B-IE

T0

≥1

tB timeout

BLK2IN-IE

(LED+RELAYS)

Block2 IE

Logic

n.c. n.o.

DthAL2BLK2OUT

INx

t

ON

INx

t

ON

T0

Binary input INx

DthAL2

Block2 output (ON≡Enable)

INx

t

INx

I2> Block2 OUT

>> Block2 OUT

I

2

> Block2 OUT

I

N

>> Block2 OUT

I

N

DthAL1Block2 OUT DthAL2 Block2 OUT

&

Dth Block2 OUT

I>

RMS

I>> Block2 OUT

I>>> Block2 OUT

IE> Block2 OUT

IE>> Block2 OUT

IE>>> Block2 OUT

OFF

t

OFF

T0

Block2 OUT

≥1

ST-Iph BLK2

t

F-IPh

t

F-IPh

T0

≥1

t

F-IPh/IE

t

T0

t

F-IE

t

T0

ST-IE BLK2

IE Block2

F-IPh/IE

F-IE

BLK2OUT-Iph

BLK2OUT-IE

BLK2OUT-Iph/IE

ModeBLOUT1

A B C D

BLK2OUT-IPh-K BLK2OUT-IPh-L

BLK2OUT-IE-K BLK2OUT-IE-L

BLK2OUT-IPh/IE-K BLK2OUT-IPh/IE-L

A = OFF B = ON IPh C = ON IPh/IE D = ON IE

Pilot wire output

Block2 input

TRIPPING MATRIX

(LED+RELAYS)

BLOUT1

Block2 output

Thermal image (49) - Logic diagram of the blocking signals concerning the second alarm element

FUNCTION CHARACTERISTICS

NC 2 0 - Ma nu al - 0 1 - 2 015

49AL2_BL-diagram.ai

77

Dth> Enable

ON≡Enable element

Init DTheta

CB-State

Logic

n.c. n.o.

INx

t

INx

ON

t

ON

INx

t

OFF

t

OFF

T0

Binary input INx

Common conﬁguration

Dth>

Pickup - CLP setting change

T DthIN

A =“1”A =“0 or OFF”

I

th

t

DthCLP

t

DthCLP

T0

(Pickup outside CLP)

K

INR

Ith∙ K

INR

(Pickup within CLP)

t

Output

DthCLP

dDθ/dt + Dθ/T = (Ith/IB)2/T

A = ON - Change setting

A B C

B = OFF C = ON - Element blocking

Dth>

Dθ≥ DthAL1

Dth>-K

&

Dth>-L

TRIPPING MATRIX

(LED+RELAYS)

≥1

CLP Dth

≥1

DthCLPMode

Dth>disby50-51 fun

50/51 fun inhibition

Dth>disby50-51 RMS

50/51 RMS inhibition

DTh> thermal image (49) block diagram

Block1, Block2

Dth>BF

BF Enable (ON≡Enable)

50/51Fundamental block enable (ON≡Enable)

from 50/51Fundamental element (ON≡Inhibit)

&

50/51RMS block enable (ON≡Enable)

from 50/51RMS element (ON≡Inhibit)

CB State CB OPEN CB CLOSED CB OPEN

t

DthCLP

Output t

DthCLP

&

0.1 s

Tri p D th >

&

Dth> BF

towards BF logic

HIGH THRESHOLD/

BLOCK

Thermal image (49) - Logic diagram of the trip threshold

78

LOW THRESHOLD/

UNBLOCK

NC 2 0 - Ma nu al - 0 1 - 2 015

HIGH THRESHOLD/

BLOCK

t

Fun_49_Dth.ai

FUNCTION CHARACTERISTICS

Dth>BLK1

Enable (ON≡Enable)

Dth>

&

BLK1Dth>

&

Block1

DTh>BLK2IN

BLIN1

Block2 IPh

Block2 IPh/IE

Logic

n.c. n.o.

INx

t

ON

INx

t

ON

T0

Binary input INx

Block2 input enable (ON≡Enable)

ModeBLIN1

Pilot wire input

Logic

n.c. n.o.

INx

t

INx

ON

INx

t

INx

ON

T0

Binary input INx

FROM ANY PROTECTIONS

Logic

n.c. n.o.

INx

t

INx

ON

INx

t

INx

ON

T0

Binary input INx

FROM EARTH FAULT PROTECTIONS

INx

t

OFF

INx

t

OFF ON IPh ON IPh/IE ON IE

t

OFF

t

OFF

t

OFF

t

OFF

T0

≥1

Block1

T0

Block1

&

Block1, Block2

BLK2IN Dth>

&

BLK2IN-Iph

Iph Block2

tB-K tB-L

t

B-Iph

TRIPPING MATRIX

≥1

t

≥1

T0

≥1

B-Iph

t

B-IE

t

B-IE

T0

≥1

tB timeout

BLK2IN-IE

(LED+RELAYS)

Block2 IE

Dth>BLK2OUT

Logic

INx

n.c. n.o.

T0

Binary input INx

Dth>

Block2 output (ON≡Enable)

INx

t

ON

t

ON

&

INx

t

OFF

INx

t

OFF

T0

I

> Block2 OUT

2

>> Block2 OUT

I

2

> Block2 OUT

I

N

>> Block2 OUT

I

N

DthAL1Block2 OUT DthAL2 Block2 OUT

Dth Block2 OUT

I>

Block2 OUT

RMS

I>> Block2 OUT

I>>> Block2 OUT

IE> Block2 OUT

IE>> Block2 OUT

IE>>> Block2 OUT

≥1

ST-Iph BLK2

t

F-IPh

t

F-IPh

T0

≥1

t

F-IPh/IE

t

F-IPh/IE

T0

t

F-IE

t

T0

ST-IE BLK2

IE Block2

F-IE

BLK2OUT-Iph

BLK2OUT-IE

BLK2OUT-Iph/IE

ModeBLOUT1

A B C D

BLK2OUT-IPh-K BLK2OUT-IPh-L

BLK2OUT-IE-K BLK2OUT-IE-L

BLK2OUT-IPh/IE-K BLK2OUT-IPh/IE-L

A = OFF B = ON IPh C = ON IPh/IE D = ON IE

Pilot wire output

Block2 input

TRIPPING MATRIX

(LED+RELAYS)

BLOUT1

Block2 output

Thermal image (49) - Logic diagram of the blocking signals concerning the trip element

FUNCTION CHARACTERISTICS

NC 2 0 - Ma nu al - 0 1 - 2 015

49_BL-diagram.ai

79

10000

1000

100

t [s]

0.1

10

1

p =

0.0

0.6

0.8

1.0

0.01 1

2 3 4 5 6 7 8 9 10 20

1.1

Operating characteristic concerning the thermal image element (49) - T=1 min

80

NC 2 0 - Ma nu al - 0 1 - 2 015

Ith/I

B

FUNCTION CHARACTERISTICS

F_49-1min-Char.ai

100000

10000

1000

t [s]

100

p =

0.0

0.6

0.8

1.0

10

1

0.1

1

2345678910

1.1

Operating characteristic concerning the thermal image element (49) - T = 200 min

FUNCTION CHARACTERISTICS

NC 2 0 - Ma nu al - 0 1 - 2 015

Ith/I

B

20

F_49-200min-Char.ai

81

Phase overcurrent - 50/51 RMS

Preface

Operation and settings

One alarm and one operation threshold, independently adjustable (I>AL, I>) with adjustable delay (t>

, t>).

AL

The ﬁ rst one, useful for alert approaching to the capacitor overvoltage, have a deﬁ nite time characteristic. The operation threshold may be programmed with deﬁ nite or inverse time according the IEC and ANSI/IEEE standard, as well as with CAPACITOR curve (optimum compliance to ANSI and IEC standards). A reset time can be set (t

) useful to reduce the clearing time for intermittent faults.

>RES

The ﬁ rst alarm threshold may be inhibited by start of the operation threshold (I>).

Each phase RMS current (including up to eleventh harmonic) is compared with the setting value. Currents above the associated pickup value are detected and a start is issued. After expiry of the associated operate time a trip command is issued; if instead the current drops below the threshold, the element is restored. The ﬁ rst threshold (I>) may be programmed with deﬁ nite or inverse time according the following characteristic curves:

Standard Inverse Time (IEC 255-3/BS142 type A or SIT): t = 0.14 · t>

• Very Inverse Time (IEC 255-3/BS142 type B or VIT): t = 13.5 · t >

•

Extremely Inverse Time (IEC 255-3/BS142 type C or EIT): t = 80 · t >

•

Moderately Inverse (ANSI/IEEE type MI): t = t >

•

Very Inverse (ANSI/IEEE type VI): t = t>

•

Extremely Inverse (ANSI/IEEE type EI): t = t >

•

CAPACITOR: t = t >

inv

inv inv

inv

/ [(I

inv

RMS

/ [(I

inv

RMS

/ [(I

inv

RMS

· {0.01 / [(I

· {3.922 / [(I

· {5.64 / [(I

RMS

· {50000 / [1.1 · (I

/I>

/I> /I>

inv

/I>

RMS

0.02

)

- 1]

inv

) - 1]

inv

)2 - 1]

0.02

)

- 1] + 0.023}

inv

)2 - 1] + 0.098}

inv

)2 - 1] + 0.024}

inv

/I>

)17 -1]} + 0.1

inv

Where:

t: operate time I

: RMS input current

RMS

I>

: threshold setting

inv

t>

: operate time setting

inv

The alarm threshold (I>

) has deﬁ nite time characteristic.

AL

t

inv

≤ 20

TRIP

inv

I

RMS

t-int-F50-51.ai

t>

AL

t>

I>

AL

I>

General operation time characteristic for the phase overcurrent elements - 50/51 RMS

For all inverse time characteristics, following data applies:

•

Asymptotic reference value (minimum pickup value): 1.1 I>

•

Minimum operate time: 0.1 s

•

Range where the equation is valid:

•

If I>

pickup ≥ 2.5 In, the upper limit is 50 I

inv

[1]

1.1 ≤ I

RMS

n

/I>

For all deﬁ nite time elements the upper limit for measuring is 50 In. All overcurrent elements can be enabled or disabled by setting ON or OFF the I>AL Enableand/or

I> Enable parameters inside the Set \ Proﬁ le A(or B) \ Phase overcurrent-50/51 RMS \ I>AL Element (I> Element) \ Setpoints menus. The ﬁ rst overcurrent element can be programmed with deﬁ nite or inverse time characteristic by setting the I>Curve parameter (DEFINITE, IEC/BS A, IEC/BS B, IEC/BS C, ANSI/IEE MI,

ANSI/IEE VI, ANSI/IEE EI, CAPACITOR) available inside the Set \ Proﬁ le A(or B) \ Phase over- current-50/51 RMS \ I> Element \ Setpoints menu.

The operation of I>AL element may be inhibited by:

•

The start of the ﬁ rst element (I>) by setting ON the Disable I>AL by start I> (I>ALdisbyI>) parameters available inside the Set \ Proﬁ le A(or B)\ Phase overcurrent-50/51 RMS \ I> Element \ Setpoints menu.

•

The start of second and/or third element (I>>, I>>>) of the fundamental frequency phase overcurrent by set- ting ON the Disable I>AL by start I> (I>ALdisbyI>>, I>ALdisbyI>>>) parameters available inside the Set \ Proﬁ le A(or B) \ Phase overcurrent-50/51 Fundamental \I>> Element, (I>> Element) \ Setpoints menus

Note 1 When the input value is more than 20 times the set point , the operate time is limited to the value corresponding to 20 times the set point

82

NC 2 0 - Ma nu al - 0 1 - 2 015

FUNCTION CHARACTERISTICS

Similarly, the operation of I> element may be inhibited by the start of the second and/or third element (I>>, I >>>) of the fundamental frequency phase overcurrent by setting ON the Disable I> by start I>> and/or I>>> (I>disbyI>>, I>disbyI>>>) parameters available inside the Set \ Proﬁ le A(or B) \ Phase overcurrent-50/51 Fundamental \I>> Element, I>>> Element \ Setpoints menus.

All the named parameters can be set separately for Proﬁ le A and Proﬁ le B (Set \ Proﬁ le A(or B)\ Phase overcurrent-50/51 RMS \ I> Element (I>AL Element, I> Element) \ Setpoints menus).

An adjustable reset time delay is provided for the operation threshold (t

INPUT

I> Start

I> Trip

RESET

t

>RES

t

>

t

>

t

>RES

I> element phase overcurrent timers - 50/51

>RES

t

>RES

).

t

Timers-F50-51.ai

The operation threshold element can produce the Breaker Failure output if the I> BF parameter is set to ON. The parameter is available inside the Set \ Proﬁ le A(or B) \ Phase overcurrent-50/51 RMS \ I> Element \ Setpoints menu.

[1]

If the CLP function (Cold Load Pick-up) is enabled for element blocking, the selected threshold may be blocked for an adjustable time interval, starting from the circuit breaker closure. This operating mode may be select by setting ON-Element blocking the ICLP>AL Mode and/or ICLP> Mode parameters. If the CLP function (Cold Load Pick-up) is enabled for threshold change, the selected threshold may be changed for an adjustable time interval, starting from the circuit breaker closure. This operating mode may be select by setting ON-Change setting the ICLP>AL Mode and/or ICLP> Mode parameters, whereas the operating thresholds within the CLP may be adjusted inside the Set \ Proﬁ le A(or B) \ Phase overcurrent-50/51 RMS \ I>AL Element,(I> Element) \ Deﬁ nite time (Inverse time) menus.

Logical block (Block1)

For both operating modes the CLP Activation time parameters (tCLP-AL, tCLP>) may be adjusted inside the Set \ Proﬁ le A(or B)\ Phase overcurrent-50/51 RMS \ I>AL Element (I> Element) \ Setpoints menus.

For every of the two thresholds the following block criteria are available:

If the I>ALBLK1 and/or I>BLK1 enabling parameters are set to ON and a binary input is designed for logical block (Block1), the concerning element is blocked off whenever the given input is active.

[2]

The enabling parameters are available inside the Set \ Proﬁ le A(or B) \ Phase overcurrent-50/51 RMS \ I>AL Element (I> Element) \Setpoints menus, while the Block1 function must be assigned to the selected binary input inside the Set \ Inputs \ Binary input IN1(x) menus.

Note 1 The common settings concerning the Breaker failure protection are adjustable inside the Breaker Failure - BF menu.

Note 2 The exhaustive treatment of the logical block (Block 1) function may be found in the “Logic Block” paragraph inside CONTROL AND MONITOR-

ING section

FUNCTION CHARACTERISTICS

NC 2 0 - Ma nu al - 0 1 - 2 015

83

I>AL Enable

ICLP>ALMode

tCLP>

I>

AL

ALdef

ICLP>

ALdef

t

>

ALdef

I>AL disbyI>>>

I>AL disbyI>>

I> disbyI>>>

I> disbyI>>

I

L1RMS

I

L2RMS

I

L3RMS

Block1

I

L1RMS

I

L2RMS

I

L3RMS

Block1

Block2

≥

I>AL inhibition

I> Enable

I> inhibition

I>BLK2IN

I>Curve

&

ICLP>Mode

Start I>

I>ALBLK1

I>BLK1

&

tCLP>

&

I>BLK2OUT

Start I>

I>AL Element

Start I>

t

>

RES

I> Element

Start I>

&

Start I>

AL

Trip I >

AL

&

I>

ICLP>

def

t

def

I>

>

inv

def

ICLP>

inv

BLK1I>

t

>

AL

inv

Start I>

Trip I >

I>AL disbyI>

Trip I >

I>BF

&

Start I>

&

CLPI>

&

I>BF

BLK1I>

BLK2INI>

BLK2OUT

General logic diagram of the phase overcurrent elements - 50/51 RMS

Selective block (Block2)

For the operation threshold element, the selective block may be set. The logic selectivity function may be performed by means any combination of the following I/O:

One committed pilot wire input (BLIN1).

• One or more binary inputs designed for input selective block.

• One committed pilot wire output (BLOUT1).

• One or more output relays designed for output selective block.

•

Only when the committed pilot wire are used the continuity check of the pilot wire link is active.

Use of committed pilot wire input BLIN1:

The protection is blocked off according the selectivity block criteria when the input BLIN1 is active.

• The information about phase or phase+earth block may be select programming the ModeBLIN1 parameter inside the Set \ Proﬁ le A(or B) \ Selective block-BLOCK2 \ Selective block IN menus.

Use of binary inputs:

If the I>BLK2IN parameter is set to ON and a binary input is designed for selective block (Block2),

• the protection is blocked off by phase elements (Block2 Iph) or by any protection element (Block2 Iph/IE) according the selectivity block criteria. side the Set \ Proﬁ le A(or B) \ Phase overcurrent-50/51 RMS \ I> Element \Setpoints menu, while the Block2 Iph and Block2 Iph/IE functions must be assigned to the selected binary inputs inside the Set \ Inputs \ Binary input IN1(x) menus (IN1 or IN2 matching).

Use of committed pilot wire output BLOUT1:

•

The information about phase or phase+earth block may be select programming the ModeBLOUT1 parameter (OFF - ON IPh - ON IPh/IE - ON IE) inside Set \ Proﬁ le A(or B) \ Selective block- BLOCK2 \ Selective block OUT menus.

Use of output relay (K1...K6):

•

If the I>BLK2OUT enable parameter is set to ON and a output relay is designed for selective block (Block2), the protection issues a block output by phase elements (BLK2OUT-Iph) or by any protection element (BLK2OUT-Iph/IE), whenever the given element (Start I>) becomes active. The enable I>BLK2OUT parameter (ON or OFF) is available inside the Set \ Proﬁ le A(or B) \ Phase

overcurrent-50/51 RMS \ I> Element \Setpoints menu, while the BLK2OUT-Iph-K, BLK2OUT- Iph/IE-K and/or BLK2OUT-IE-K output relays and LEDs (BLK2OUT-Iph-L, BLK2OUT-Iph/ IE-L e/o BLK2OUT-IE-L) must be select inside the Set \ Proﬁ le A(or B) \ Selective block-BLOCK2

\ Selective block OUT menu.

all-F50-51.ai

[1]

The enable I>BLK2IN parameter is available in-

Note 1 The exhaustive treatment of the selective block (Block 2) function may be found in the “Selective Block” paragraph inside CONTROL AND

MONITORING section

84

NC 2 0 - Ma nu al - 0 1 - 2 015

FUNCTION CHARACTERISTICS

I>AL Enable

I>AL inhibition

ON≡Enable I>AL overcurrent element

ON≡Inhibit (from I>, I>> and/or I>>> overcurrent element)

I>

ALdef

Start I>AL

I

L1RMS

I

L2RMS

I

L3RMS

CB-State

ICLP>ALMode

≥

I>

L1RMS

ALdef

I

CLP>AL

def

≥

I

L1RMS

CLP>AL

t

CLP>AL

t

CLP>AL

T0

(Pickup outside CLP)

(Pickup within CLP)

def

Output t

CLP>AL

A B

C

≥1

&

A =“1”A =“0 or OFF”

A = ON - Change setting B = OFF C = ON - Element blocking

≥1

CLP I>AL

I>ALST-K I>ALST-L

t

>ALdef

t

>AL

RESET

I>ALTR-K

0T

I>ALTR-L

TRIPPING MATRIX

(LED+RELAYS)

Trip I>AL

≥1

I>ALBLK1

Block1

Enable (ON≡Enable)

Logic

n.c. n.o.

INx

T0

Binary input INx

CB State CB OPEN CB CLOSED CB OPEN

Output t

Start I>

AL

Trip I>

&

AL

&

BLK1I>Al

&

t

INx

t

OFF

t

OFF

Block1

T0

ON

t

ON

Block1

CLP>

HIGH THRESHOLD/

BLOCK

t

CLP>

LOW THRESHOLD/

UNBLOCK

0.1 s

HIGH THRESHOLD/

BLOCK

t

Phase overcurrent (50/51 RMS) - Alarm element logic diagram (I>AL)

FUNCTION CHARACTERISTICS

NC 2 0 - Ma nu al - 0 1 - 2 015

Fun_50-51AL.ai

85

I> Enable

I> inhibition

I

L1RMS

I

L2RMS

I

L1RMS

I

L1RMS

I

CLP

ON≡Enable I> overcurrent element

ON≡Inhibit (from I>> and/or I>>> overcurrent element)

State

I>

def

&

≥

I>

def

State

I>

inv

(Pickup outside CLP)

≥1

&

≥

I>

inv

I

CLP

>def

>inv

(Pickup within CLP)

I

≥

I

L1RMS

CLP>(def/inv)

(ON≡

Inhibit

I>AL disbyl>

Start I>

)

&

I>AL inhibition

Start I>

I>ST-K I>ST-L

t

>inv

I> Curve

&

≥1

t

>RES

t

>RES

0T

t

>def

t

T0

>

RESET

I>TR-K

0T

I>TR-L

TRIPPING MATRIX

(LED+RELAYS)

I

L3RMS

CB-State

ICLP>Mode

A =“1”A =“0 or OFF”

t

CLP

>

t

CLP>

Output t

T0

CLP>

A = ON - Change setting

A

B = OFF

B

C = ON - Element blocking

C

I> overcurrent element (50/51RMS) block diagram

Block1, Block2

≥1

Trip I>

CLP I>

I>BF

BF Enable (ON≡Enable)

CB State CB OPEN CB CLOSED CB OPEN

Output t

CLP>

t

CLP>

HIGH THRESHOLD/

BLOCK

Phase overcurrent (50/51 RMS) - First element logic diagram (I>)

86

NC 2 0 - Ma nu al - 0 1 - 2 015

LOW THRESHOLD/

UNBLOCK

0.1 s

HIGH THRESHOLD/

BLOCK

Tri p I >

&

I> BF

t

FUNCTION CHARACTERISTICS

towards BF logic

Fun_50-51S1.ai

I>BLK1

Enable (ON≡Enable)

Start I>

&

Trip I>

&

BLK1I>

&

Block1

I>BLK2IN

BLIN1

Block2 IPh

Block2 IPh/IE

Logic

n.c. n.o.

INx

t

ON

INx

t

ON

T0

Binary input INx

Block2 input enable (ON≡Enable)

ModeBLIN1

Pilot wire input

Logic

n.c. n.o.

INx

t

INx

ON

INx

t

INx

ON

T0

Binary input INx

FROM ANY PROTECTIONS

Logic

n.c. n.o.

INx

t

INx

ON

INx

t

INx

ON

T0

Binary input INx

FROM EARTH FAULT PROTECTIONS

INx

t

OFF

INx

t

OFF ON IPh ON IPh/IE ON IE

t

OFF

t

OFF

t

OFF

t

OFF

T0

≥1

Block1

T0

Block1

&

Block1, Block2

BLK2IN I>

&

BLK2IN-Iph

Iph Block2

tB-K tB-L

t

B-Iph

TRIPPING MATRIX

≥1

t

≥1

T0

≥1

B-Iph

t

B-IE

t

B-IE

T0

≥1

tB timeout

BLK2IN-IE

(LED+RELAYS)

Block2 IE

I>BLK2OUT

Logic

INx

n.c. n.o.

T0

Binary input INx

I>

RMS

Block2 output (ON≡Enable)

INx

t

ON

t

ON

&

INx

t

OFF

INx

t

OFF

T0

I

> Block2 OUT

2

>> Block2 OUT

I

2

> Block2 OUT

I

N

>> Block2 OUT

I

N

DthAL1Block2 OUT DthAL2 Block2 OUT

Dth Block2 OUT

I>

Block2 OUT

RMS

I>> Block2 OUT

I>>> Block2 OUT

IE> Block2 OUT

IE>> Block2 OUT

IE>>> Block2 OUT

≥1

ST-Iph BLK2

t

F-IPh

t

F-IPh

T0

≥1

t

F-IPh/IE

t

T0

t

F-IE

t

T0

ST-IE BLK2

F-IPh/IE

F-IE

IE Block2

BLK2OUT-Iph

BLK2OUT-IE

BLK2OUT-Iph/IE

ModeBLOUT1

A B C D

BLK2OUT-IPh-K BLK2OUT-IPh-L

BLK2OUT-IE-K BLK2OUT-IE-L

BLK2OUT-IPh/IE-K BLK2OUT-IPh/IE-L

A = OFF B = ON IPh C = ON IPh/IE D = ON IE

Pilot wire output

Block2 input

TRIPPING MATRIX

(LED+RELAYS)

BLOUT1

Block2 output

Phase overcurrent (50/51 RMS) - Logic diagram of the blocking signals concerning the ﬁrst element (I>)

FUNCTION CHARACTERISTICS

NC 2 0 - Ma nu al - 0 1 - 2 015

50-51S1_BL-diagram.ai

87

1000000

100000

10000

1000

t [s]

t =

t>

inv

·

[1.1·(I

50000

RMS

/I>

inv

+ 0.1

)17-1]

100

0.1

t>

= 0.02 s

inv

10

1

t>

= 0.1 s

inv

t>

= 1.0 s

inv

t>

= 10 s

inv

t>

= 60 s

inv

0.01

1.1

2 3 4 5 6 7 8 9 10 20

Operating characteristic concerning the Phase overcurrent RMS element (50/51 RMS)

88

NC 2 0 - Ma nu al - 0 1 - 2 015

I

/I>inv

RMS

F_51RMS-Capacitor-Char.ai

FUNCTION CHARACTERISTICS

Phase overcurrent - 50/51 Fundamental

Preface

Two operation thresholds, independently adjustable (I>>, I>>>) with adjustable delay (t>>, t >>>) and deﬁ nite time characteristic. For each threshold a reset time can be set (t intermittent faults. The second threshold trip may be inhibited by start of the third threshold (I>>>).

Operation and settings

Each phase fundamental frequency current is compared with the setting value. Currents above the associated pickup value are detected and a start is issued. After expiry of the associated operate time a trip command is issued; if instead the current drops below the threshold, the element is restored.

t>>

t>>>

, t

>>RES

) useful to reduce the clearing time for

>>>RES

t

TRIP

I>> I>>>

I

t-int-F50-51F.ai

General operation time characteristic for the phase overcurrent elements - 50/51 Fundamental

For all deﬁ nite time elements the upper limit for measuring is 50 I

.

n

All overcurrent elements can be enabled or disabled by setting ON or OFF the I>> Enable and/or

I>>> Enable parameters inside the Set \ Proﬁ le A(or B) \ Phase overcurrent-50/51 Fundamental \ I>> Element (I>>> Element) \ Setpoints menus.

The trip of I>> element may be inhibited by the start of the third element (I>>>) by setting ON the Disable I>> by start I>>> (I>disbyI>>>) parameter available inside the Set \ Proﬁ le A(or B) \ Phase overcurrent-50/51 Fundamental \ I>>> Element \ Setpoints menu.

The trip of I> (I>>, I>>>) of the fundamental frequency phase overcurrent by setting ON the Disable I> and/or Disable I>

(RMS) element may be inhibited by the start of the second and/or third element

AL

by start I>>> (I>ALdisbyI>>, I>ALdisbyI>>>) parameter available inside the

AL

by start I>>

AL

Set \ Proﬁ le A(or B) \ Phase overcurrent-50/51 Fundamental \ I>> Element (I>>> Element) \ Setpoints menu. Similarly, the operation of I> (RMS) element may be inhibited by the start of the second and/or third element (I>>, I>>>) of the fundamental frequency phase overcurrent by setting ON the Disable I> by start I>> and/or I>>> (I>disbyI>>, I>disbyI>>>) parameters available inside the Set \ Proﬁ le A(or B) \ Phase overcurrent-50/51 Fundamental \ I>> Element (I>>> Element) \ Setpoints menus. An adjustable reset time delay is provided for every threshold (t

INPUT

t

>RES

t

>RES

>>RES

, t

>>>RES

t

>RES

).

I> Start

t

>

I> Trip

RESET

t

>

I> element phase overcurrent timers - 50/51

Each overcurrent element can produce the Breaker Failure output if the I>> BF and/or I>>>

BF parameters are set to ON. The parameters are available inside the Set \ Proﬁ le A(or B) \ Phase overcurrent-50/51 Fundamental \ I>> Element (I>>> Element) \ Setpoints menus.

Note 1 The common settings concerning the Breaker failure protection are adjustable inside the Breaker Failure - BF menu.

FUNCTION CHARACTERISTICS

NC 2 0 - Ma nu al - 0 1 - 2 015

t

Timers-F50-51.ai

[1]

89

Logical block (Block1)

If the CLP function (Cold Load Pick-up) is enabled for element blocking, the selected threshold may be blocked for an adjustable time interval, starting from the circuit breaker closure. This operating mode may be select by setting ON-Element blocking the ICLP>> Mode and/or ICLP>>> Mode parameters. If the CLP function (Cold Load Pick-up) is enabled for threshold change, the selected threshold may be changed for an adjustable time interval, starting from the circuit breaker closure. This operating mode may be select by setting ON-Change setting the ICLP>> Mode and/or ICLP>>> Mode parameters, whereas the operating thresholds within the CLP may be adjusted inside the Set \ Proﬁ le A(or B) \ Phase overcurrent-50/51 Fundamental \ I>> Element ( I>>> Element) \ Def- inite time menus.

For both operating modes the CLP Activation time parameters (tCLP>>, tCLP>>>) may be adjusted inside the Set \ Proﬁ le A(or B) \ Phase overcurrent-50/51 Fundamental \ I>> Element (I>>> Element) \ Setpoints menus. For every of the two thresholds the following block criteria are available:

If the I>>BLK1 and/or I>>>BLK1 enabling parameters are set to ON and a binary input is designed for logical block (Block1), the concerning element is blocked off whenever the given input is

[1]

active.

The enabling parameters are available inside the Set \ Proﬁ le A(or B) \ Phase overcurrent-

50/51 Fundamental \ I>> Element (I>>> Element) \Setpoints menus, while the Block1 function must be assigned to the selected binary input inside the Set \ Inputs \ Binary input IN1(x) menus.

I I I

Block1

Block2

I I I

Block1

Block2

L1

L2

L3

L1

L2

L3

I>> Enable

I>>BLK1

&

I>>BLK2IN

&

I>> inhibition

I>>> Enable

I>>>BLK1

&

I>>>BLK2IN

Start I>>

Start I>>>

&

ICLP>>Mode

&

ICLP>>>Mode

&

Start I>>>

tCLP>>>

&

tCLP>>

I>> Element

I>> Trip

Start I>>

I> disbyI>>>

Start I>>>

t

>>

RES

I>>BF

&

I>>BLK2OUT

&

t

>>>

RES

I>>> Element

I>AL disbyI>>

Start I>>

&

I>>>BLK2OUT

Start I>>>

I>>

I>>>

&

def

I> disbyI>>

Start I>>

ICLP>>>

def

&

ICLP>>

def

I>> disbyI>>>

Start I>>>

Trip I >>>

def

&

t

I>>>BF

t

>>

def

I>AL disbyI>>

Start I>>

>>>

def

&

BLK2INI>>>

Start I>>

Trip I >>

&

I>>BF

BLK1I>>

CLPI>>

BLK2INI>>

BLK2OUT

Start I>>>

Trip I >>>

BLK1I>>>

I>>>BF

CLPI>>>

BLK2OUT

towards 50/51RMS

General logic diagram of the phase overcurrent elements - 50/51 Fundamental

Note 1 The exhaustive treatment of the logical block (Block 1) function may be found in the “Logic Block” paragraph inside CONTROL AND MONITOR-

ING section

90

NC 2 0 - Ma nu al - 0 1 - 2 015

FUNCTION CHARACTERISTICS

all-F50-51F.ai

Selective block (Block2)

All along the protective elements the selective block may be set. The logic selectivity function may be performed by means any combination of the following I/O:

One committed pilot wire input (BLIN1).

• One or more binary inputs designed for input selective block.

• One committed pilot wire output (BLOUT1).

• One or more output relays designed for output selective block.

•

Only when the committed pilot wire are used the continuity check of the pilot wire link is active.

Use of committed pilot wire input BLIN1:

The protection is blocked off according the selectivity block criteria when the input BLIN1 is active.

• The information about phase or phase+earth block may be select programming the ModeBLIN1 parameter inside the Set \ Proﬁ le A(or B) \ Selective block-BLOCK2 \ Selective block IN menus.

Use of binary inputs:

If the I>>BLK2IN and/or I>>>BLK2IN parameters are set to ON and a binary input is de-

• signed for selective block (Block2), the protection is blocked off by phase elements (Block2 Iph) or by any protection element (Block2 Iph/IE) according the selectivity block criteria.

[1]

The enable

I>BLK2IN, I>>BLK2IN and/or I>>>BLK2IN parameters are available inside the Set \ Proﬁ le A(or B) \ Phase overcurrent-50/51 Fundamental \ I>> Element (I>>> Element) \ Setpoints menus,

while the Block2 Iph and Block2 Iph/IE functions must be assigned to the selected binary inputs inside the Set \ Inputs \ Binary input IN1(x) menus (IN1 or INx matching).

Use of committed pilot wire output BLOUT1:

The information about phase or phase+earth block may be select programming the ModeBLOUT1

• parameter (OFF - ON IPh - ON IPh/IE - ON IE) inside Set \ Proﬁ le A(or B) \ Selective block- BLOCK2 \ Selective block OUT menus.

Use of output relay (K1...K6):

If the I>BLK2OUT, I>>BLK2OUT and/or I>>>BLK2OUT enable parameters are set to ON

• and a output relay is designed for selective block (Block2), the protection issues a block output by phase elements (BLK2OUT-Iph) or by any protection element (BLK2OUT-Iph/IE), whenever the given element (Start I>, Start I>> e/o Start I>>>) becomes active. The enable I>BLK2OUT,

I>>BLK2OUT and/or I>>>BLK2OUT parameters (ON or OFF) are available inside the Set \ Proﬁ le A(or B) \ Phase overcurrent-50/51 Fundamental \ I>> Element (I>>> Element) \ Setpoints

menus, while the BLK2OUT-Iph-K, BLK2OUT-Iph/IE-K and/or BLK2OUT-IE-K output relays and LEDs (BLK2OUT-Iph-L, BLK2OUT-Iph/IE-L e/o BLK2OUT-IE-L) must be select inside the Set \ Proﬁ le A(or B) \ Selective block-BLOCK2 \ Selective block OUT menu.

All the named parameters can be set separately for Proﬁ le A and Proﬁ le B menus.

Note 1 The exhaustive treatment of the selective block (Block 2) function may be found in the “Selective Block” paragraph inside CONTROL AND

MONITORING section

FUNCTION CHARACTERISTICS

NC 2 0 - Ma nu al - 0 1 - 2 015

91

I>> Enable

I>> inhibition

ON≡Enable I>> overcurrent element

ON≡Inhibit (from I>>> overcurrent element)

I>AL disbyl>>

I> disbyl>>

(ON≡

Inhibit

Start I>>

(ON≡

Inhibit

Start I>>

)

&

)

&

I>AL inhibition

I> inhibition

I>>

IL1≥

I

L1

I

L2

I

L3

CB-State

ICLP>>Mode

State

def

I>>

def

I

CLP

>>def

IL1≥

I

CLP

>>def

t

CLP

>>

t

CLP>>

T0

(Pickup outside CLP)

&

(Pickup within CLP)

A =“1”A =“0 or OFF”

Output t

CLP>>

A = ON - Change setting B = OFF

A

C = ON - Element blocking

B

C

Start I>>

I>>ST-K I>>ST-L

t

>>RES

t

≥1

&

>>RES

T0

t

>>def

t

>>def

RESET

TRIPPING MATRIX

I>>TR-K

0T

I>>TR-L

(LED+RELAYS)

Trip I>>

CLP I>>

≥1

I>> overcurrent element (50/51 Fundamental) Block diagram

Block1, Block2

I>>BF

BF Enable (ON≡Enable)

CB State CB OPEN CB CLOSED CB OPEN

Output t

CLP>>

t

CLP>>

HIGH THRESHOLD/

BLOCK

0.1 s

LOW THRESHOLD/

UNBLOCK

Phase overcurrent (50/51 Fundamental) - Second element logic diagram (I>>)

92

NC 2 0 - Ma nu al - 0 1 - 2 015

Trip I>>

HIGH THRESHOLD/

BLOCK

&

I>> BF

t

towards BF logic

Fun_50-51FS2.ai

FUNCTION CHARACTERISTICS

I>>BLK1

Enable (ON≡Enable)

Start I>>

Trip I>>

&

BLK1I>>

&

Block1

I>>BLK2IN

BLIN1

Block2 IPh

Block2 IPh/IE

Logic

n.c. n.o.

INx

t

ON

INx

t

ON

T0

Binary input INx

Block2 input enable (ON≡Enable)

ModeBLIN1

Pilot wire input

Logic

n.c. n.o.

INx

t

INx

ON

INx

t

INx

ON

T0

Binary input INx

FROM ANY PROTECTIONS

Logic

n.c. n.o.

INx

t

INx

ON

INx

t

INx

ON

T0

Binary input INx

FROM EARTH FAULT PROTECTIONS

INx

t

OFF

INx

t

OFF ON IPh ON IPh/IE ON IE

t

OFF

t

OFF

t

OFF

t

OFF

T0

≥1

Block1

T0

Block1

&

Block1, Block2

BLK2IN I>>

&

BLK2IN-Iph

Iph Block2

tB-K tB-L

t

B-Iph

TRIPPING MATRIX

≥1

t

≥1

T0

≥1

B-Iph

t

B-IE

t

B-IE

T0

≥1

tB timeout

BLK2IN-IE

(LED+RELAYS)

Block2 IE

I>>BLK2OUT

Logic

INx

n.c. n.o.

T0

Binary input INx

I>>

Block2 output (ON≡Enable)

INx

t

ON

t

ON

&

INx

t

OFF

INx

t

OFF

T0

I2> Block2 OUT

>> Block2 OUT

I

2

IN> Block2 OUT

>> Block2 OUT

I

N

DthAL1Block2 OUT DthAL2 Block2 OUT

Dth Block2 OUT

I>

Block2 OUT

RMS

I>> Block2 OUT

I>>> Block2 OUT

IE> Block2 OUT

IE>> Block2 OUT

IE>>> Block2 OUT

≥1

ST-Iph BLK2

t

F-IPh

t

F-IPh

T0

≥1

t

F-IPh/IE

t

T0

t

F-IE

t

T0

ST-IE BLK2

IE Block2

F-IPh/IE

F-IE

BLK2OUT-Iph

BLK2OUT-IE

BLK2OUT-Iph/IE

ModeBLOUT1

A B C D

BLK2OUT-IPh-K BLK2OUT-IPh-L

BLK2OUT-IE-K BLK2OUT-IE-L

BLK2OUT-IPh/IE-K BLK2OUT-IPh/IE-L

A = OFF B = ON IPh C = ON IPh/IE D = ON IE

Pilot wire output

Block2 input

TRIPPING MATRIX

(LED+RELAYS)

BLOUT1

Block2 output

Phase overcurrent (50/51 Fundamental) - Logic diagram of the blocking signals concerning the second element (I>>)

FUNCTION CHARACTERISTICS

NC 2 0 - Ma nu al - 0 1 - 2 015

50-51FS2_BL-diagram.ai

93

I>>> Enable

I

L1

I

L2

I

L3

IL1≥

ON≡Enable I>> overcurrent element

I>>>

I

CLP

def

>>>def

State

(Pickup outside CLP)

&

I>>>

(Pickup within CLP)

IL1≥

I

CLP

>>>def

(ON≡

Inhibit

)

&

)

&

)

&

I>AL inhibition

I> inhibition

I>> inhibition

I>AL disbyl>>>

I> disbyl>>>

I>> disbyl>>>

Start I>>>

(ON≡

Start I>>>

(ON≡

Start I>>>

I>>>ST-K I>>>ST-L

t

>>>RES

t

≥1

&

>>>RES

T0

t

>>>def

t

>>>def

RESET

TRIPPING MATRIX

I>>>TR-K

0T

I>>>TR-L

(LED+RELAYS)

Trip I>>>

A =“1”A =“0 or OFF”

t

CLP

CB-State

>>>

Output t

t

CLP>>>

T0

CLP>>

A = ON - Change setting B = OFF

A

C = ON - Element blocking

B

C

ICLP>>>Mode

I>>> overcurrent element (50/51 Fundamental) Block diagram

Block1, Block2

I>>>BF

BF Enable (ON≡Enable)

CB State CB OPEN CB CLOSED CB OPEN

≥1

CLP I>>>

≥1

Trip I>>>

&

I>>> BF

towards BF logic

t

CLP>>>

Output t

CLP>>

HIGH THRESHOLD/

BLOCK

LOW THRESHOLD/

UNBLOCK

Phase overcurrent (50/51 Fundamental) - Third element logic diagram (I>>>)

94

NC 2 0 - Ma nu al - 0 1 - 2 015

0.1 s

HIGH THRESHOLD/

BLOCK

t

Fun_50-51FS3.ai

FUNCTION CHARACTERISTICS

I>>>BLK1

Enable (ON≡Enable)

Start I>>>

Trip I>>>

&

BLK1I>>>

&

Block1

I>>>BLK2IN

BLIN1

Block2 IPh

Block2 IPh/IE

Logic

n.c. n.o.

INx

t

ON

INx

t

ON

T0

Binary input INx

Block2 input enable (ON≡Enable)

ModeBLIN1

Pilot wire input

Logic

n.c. n.o.

INx

t

INx

ON

INx

t

INx

ON

T0

Binary input INx

FROM ANY PROTECTIONS

Logic

n.c. n.o.

INx

t

INx

ON

INx

t

INx

ON

T0

Binary input INx

FROM EARTH FAULT PROTECTIONS

INx

t

OFF

INx

t

OFF ON IPh ON IPh/IE ON IE

t

OFF

t

OFF

t

OFF

t

OFF

T0

≥1

Block1

T0

Block1

&

Block1, Block2

BLK2IN I>>>

&

BLK2IN-Iph

Iph Block2

tB-K tB-L

t

B-Iph

TRIPPING MATRIX

≥1

t

≥1

T0

≥1

B-Iph

t

B-IE

t

B-IE

T0

≥1

tB timeout

BLK2IN-IE

(LED+RELAYS)

Block2 IE

I>>>BLK2OUT

Logic

INx

n.c. n.o.

T0

Binary input INx

I>>>

Block2 output (ON≡Enable)

INx

t

ON

t

ON

&

INx

t

OFF

INx

t

OFF

T0

I

> Block2 OUT

2

>> Block2 OUT

I

2

> Block2 OUT

I

N

>> Block2 OUT

I

N

DthAL1Block2 OUT DthAL2 Block2 OUT

Dth Block2 OUT

I>

Block2 OUT

RMS

I>> Block2 OUT

I>>> Block2 OUT

IE> Block2 OUT

IE>> Block2 OUT

IE>>> Block2 OUT

≥1

ST-Iph BLK2

t

F-IPh

t

F-IPh

T0

≥1

t

F-IPh/IE

t

T0

t

F-IE

t

T0

ST-IE BLK2

IE Block2

F-IPh/IE

F-IE

BLK2OUT-Iph

BLK2OUT-IE

BLK2OUT-Iph/IE

ModeBLOUT1

A B C D

BLK2OUT-IPh-K BLK2OUT-IPh-L

BLK2OUT-IE-K BLK2OUT-IE-L

BLK2OUT-IPh/IE-K BLK2OUT-IPh/IE-L

A = OFF B = ON IPh C = ON IPh/IE D = ON IE

Pilot wire output

Block2 input

TRIPPING MATRIX

(LED+RELAYS)

BLOUT1

Block2 output

Phase overcurrent (50/51 Fundamental) - Logic diagram of the blocking signals concerning the third element (I>>>)

FUNCTION CHARACTERISTICS

NC 2 0 - Ma nu al - 0 1 - 2 015

50-51FS3_BL-diagram.ai

95

Residual overcurrent - 50N/51N

Preface

Operation and settings

Three operation thresholds, independently adjustable (IE>, IE>>, IE>>>) with adjustable delay (tE>,

t

>>, tE>>>).

E

The ﬁ rst one (I

>) may be programmed with deﬁ nite or inverse time according the IEC and ANSI/IEEE

E

standard.

The second and third thresholds (I

For each threshold a reset time can be set (t

>>, IE>>>) with independent time.

E

E>RES

, t

E>>RES

, t

E>>>RES

) useful to reduce the clearing

time for intermittent faults.

The ﬁ rst threshold trip may be inhibited by start of the second and/or third threshold (I

Similarly the second threshold trip may be inhibited by start of the third threshold (I

>>, IE>>>).

E

>>>).

E

The residual fundamental frequency current IEC, calculated from the vector sum of the three phase

currents, is compared with the setting value. Current above the associated pickup value is detected and a start is issued. After expiry of the associated operate time a trip command is issued; if instead

the current drops below the threshold, the element is restored.

The ﬁ rst threshold (I

characteristic curves:

Standard Inverse Time (IEC 255-3/BS142 type A or SIT): t = 0.14 · t

• Very Inverse Time (IEC 255-3/BS142 type B or VIT): t = 13.5 · t

•

Extremely Inverse Time (IEC 255-3/BS142 type C or EIT): t = 80 · t

•

Moderately Inverse (ANSI/IEEE type MI): t = t

•

Very Inverse (ANSI/IEEE type VI): t = t

•

Extremely Inverse (ANSI/IEEE type EI): t = t

>) may be programmed with deﬁ nite or inverse time according the following

E

E>inv E>inv

/ [(IEC/IE>

E>inv

· {0.01 / [(IEV/IE>

E>inv

· {3.922 / [(IEC/IE>

E>inv

· {5.64 / [(IEC/IE>

E>inv

/ [(IEC/IE> / [(IEC/IE>

0.02

)

inv

) - 1]

inv

)2 - 1]

inv

0.02

)

- 1] + 0.0 23}

inv

)2 - 1] + 0.0 98}

inv

)2 - 1] + 0.024}

inv

- 1]

Where:

t: operate time

I

: calculated residual current

EC

I

>: threshold setting

E

t

: operate time setting

E >inv

t

>

t

E

>>

t

E

>>>

t

E

I

>

E

IE>> IE>>>

General operation time characteristic for the residual overcurrent elements - 50N/51N

For all inverse time characteristics, following data applies:

•

Asymptotic reference value (minimum pickup value): 1.1 I

•

Minimum operate time: 0.1 s

•

Range where the equation is valid:

•

If I

> pickup ≥ 2.5 In, the upper limit is 50 I

E

[1]

1.1 ≤ IEC/IE> ≤ 20

n

For all deﬁ nite time elements the upper limit for measuring is 50 In.

TRIP

I

EC

>

E

t-int-F50N-51N.ai

All residual overcurrent elements can be enabled or disabled by setting ON or OFF the IE> Enable, IE>> Enable and/or IE>>> Enable parameters inside the Set \ Proﬁ le A(or B) \ Residual

overcurrent-50N/51N \ IE> Element (IE>> Element, IE>>> Element) \ Setpoints menus.

The ﬁ rst overcurrent element can be programmed with deﬁ nite or inverse time characteristic by

setting the IE>Curve parameter (DEFINITE, IEC/BS A, IEC/BS B, IEC/BS C, ANSI/IEE

MI, ANSI/IEE VI, ANSI/IEE EI) available inside the Set \ Proﬁ le A(or B) \ Residual overcurrent-

50N/51N \ IE> Element \ Setpoints menu.

The trip of I

ement (I

> element may be inhibited by the start of the second and/or third el-

E

>>, I

>>>) by setting ON the Disable IE> by start IE>>, Disable IE> by

E

start IE>>> (IE>disbyIE>>, IE>disbyIE>>>) parameters available inside the Set \ Proﬁ le A(or B) \ Residual overcurrent-50N/51N \ IE>> Element (IE>>> Element) \ Setpoints

Note 1 When the input value is more than 20 times the set point , the operate time is limited to the value corresponding to 20 times the set point

96

NC 2 0 - Ma nu al - 0 1 - 2 015

FUNCTION CHARACTERISTICS

menus. Similarly the trip of the I

>> element may be inhibited by start of the third element (IE>>>) by setting

E

ON the Disable IE>> by start IE>>> (IE>>disbyIE>>>) parameter available inside the Set \ Proﬁ le A(or B) \ Residual overcurrent-50N/51N \IE>>> Element \ Setpoints menu. All the named parameters can be set separately for Proﬁ le A and Proﬁ le B (Set \ Proﬁ le A(or B)\ Residual overcurrent-50N/51N \ IE> Element (IE>> Element, IE>>> Element) \ Setpoints menus).

An adjustable reset time delay is provided for every threshold t

INPUT

t

E>RES

IE> Start

IE> Trip

RESET

t

E>

t

E>

IE> element residual overcurrent (50N/51N) - Timers

E>RES

t

E>RES

, t

E>>RES

t

E>RES

, t

E>>>RES

).

t

Timers-F50N-51N.ai

Each residual overcurrent element can produce the Breaker Failure output if the IE> BF, IE>> BF and/or IE>>> BF parameters are set to ON. The parameters are available inside the Set \ Proﬁ le A(or B) \ Residual overcurrent-50N/51N \ IE> Element (IE>> Element, IE>>> Element) \ Setpoints

[1]

menus.

If the CLP function (Cold Load Pick-up) is enabled for element blocking, the selected threshold may be blocked for an adjustable time interval, starting from the circuit breaker closure.

This operating mode may be select by setting ON-Element blocking the IECLP> Mode, IECLP>>

Mode, IECLP>>> Mode parameters.

Logical block (Block1)

Selective block (Block2)

If the CLP function (Cold Load Pick-up) is enabled for threshold change, the selected threshold may be changed for an adjustable time interval, starting from the circuit breaker closure.

This operating mode (ON-Change setting = IECLP> Mode, IECLP>> Mode, IECLP>>>

Mode) and the concerning operating time within the CLP (tECLP>, tECLP>>, tECLP>>>) may be adjusted inside the Set \ Proﬁ le A(or B) \ Residual overcurrent-50N/51N \ IE> Element (IE>> Element,

IE>>> Element) \ Setpoints menus, whereas the operating thresholds within the CLP ( IECLP>def,

IECLP>inv,....) may be adjusted inside the Set \ Proﬁ le A(or B) \ Residual overcurrent-50N/51N \

IE> Element (IE>> Element, IE>>> Element) \ Deﬁ nite time (Inverse time) menus.

For every of the four thresholds the following block criteria are available: If the IE>BLK1, IE>>BLK1 and/or IE>>>BLK1 enabling parameters are set to ON and a bi-

nary input is designed for logical block (Block1), the concerning element is blocked off whenever

the given input is active.

[2]

The enabling parameters are available inside the Set \ Proﬁ le A(or B)\

Residual overcurrent-50N/51N \ IE> Element (IE>> Element, IE>>> Element) \ Setpoints menus, while

the Block1 function must be assigned to the selected binary input inside the Set \ Inputs \ Binary

input IN1(x) menus.

All along the protective elements the selective block may be set.

The logic selectivity function may be performed by means any combination of the following I/O:

One committed pilot wire input (BLIN1).

• One or more binary inputs designed for input selective block.

• One committed pilot wire output (BLOUT1).

• One or more output relays designed for output selective block.

•

Only when the committed pilot wire are used the continuity check of the pilot wire link is active. Use of committed pilot wire input BLIN1:

The protection is blocked off according the selectivity block criteria when the input BLIN1 is active.

•

The information about phase or phase+earth block may be select programming the ModeBLIN1

parameter inside the Set \ Proﬁ le A(or B) \ Selective block-BLOCK2 \ Selective block IN menus.

Use of binary inputs:

If the IE>BLK2IN, IE>>BLK2IN and/or IE>>>BLK2IN parameters are set to ON and a

• binary input is designed for selective block (Block2), the protection is blocked off by phase ele-

Note 1 The common settings concerning the Breaker failure protection are adjustable inside the Breaker Failure - BF menu.

Note 2 The exhaustive treatment of the logical block (Block 1) function may be found in the “Logic Block” paragraph inside CONTROL AND MONITOR-

ING section

FUNCTION CHARACTERISTICS

NC 2 0 - Ma nu al - 0 1 - 2 015

97

ments (Block2 Iph) or by any protection element (Block2 Iph/IE) according the selectivity block

[1]

criteria.

The enable IE>BLK2IN, IE>>BLK2IN and/or IE>>>BLK2IN parameters are avail-

able inside the Set \ Proﬁ le A(or B) \ Residual overcurrent-50N/51N \ IE> Element (IE>> Element, IE>>> Element) \ Setpoints menus, while the Block2 Iph and Block2 Iph/IE functions must be assigned to the selected binary inputs inside the Set \ Inputs \ Binary input IN1(2) menus (IN1 or IN2 matching).

Use of committed pilot wire output BLOUT1:

The information about phase or phase+earth block may be select programming the ModeBLOUT1

•

parameter (OFF - ON IPh - ON IPh/IE - ON IE) inside Set \ Proﬁ le A(or B) \ Selective block- BLOCK2 \ Selective block OUT menus.

Use of output relay (K1...K6):

If the IE>BLK2OUT, IE>>BLK2OUT and/or IE>>>BLK2OUT enable parameters are set to

• ON and a output relay is designed for selective block (Block2), the protection issues a block output by phase elements (BLK2OUT-Iph) or by any protection element (BLK2OUT-Iph/IE), whenever the given element (Start IED>, Start IED>>, Start IED>>> and/or Start IED>>>>) becomes active. The enable IED>BLK2OUT, IED>>BLK2OUT, IED>>>BLK2OUT and/or IED>>>>BLK2OUT parameters (ON or OFF) are available inside the Set \ Proﬁ le A(or B) \ Residual overcurrent-

50N/51N \ IE> Element (IE>> Element, IE>>> Element) \Setpoints menus, while the BLK2OUT-

Iph-K, BLK2OUT-Iph/IE-K and/or BLK2OUT-IE-K output relays and LEDs (BLK2OUT-Iph-L,

BLK2OUT-Iph/IE-L e/o BLK2OUT-IE-L) must be select inside the Set \ Proﬁ le A(or B) \ Selec-

tive block-BLOCK2 \ Selective block OUT menu.

Note 1 The exhaustive treatment of the selective block (Block 2) function may be found in the “Selective Block” paragraph inside CONTROL AND

MONITORING section

98

NC 2 0 - Ma nu al - 0 1 - 2 015

FUNCTION CHARACTERISTICS

IE> Enable

IE>Curve

IECLP>Mode

tECLP>

tE

IE>

>

RES

def

IECLP>

tE

def

IE>

IECLP>

>

inv

def

tE

>

inv

Block1

Block2

≥

Block1

I

E

I

E

IE>BLK2IN

&

IE> inhibition

IE>> Enable

IE>>BLK1

Start I>

&

IE>BLK1

&

IECLP>>Mode

Start IE>>

Start I>

tECLP>>

&

IE> Element

&

tE

>>

RES

IE>> Element

IE>BLK2OUT

Start IE>

IE>>

IE>> Trip

def

IE>>BF

&

Trip I >

IECLP>>

&

IE>BF

&

def

IE> disbyIE>>

Start IE>>

Start IE>

Trip IE >

CLPIE>

IE>BF

BLK1IE>

BLK2INIE>

BLK2OUT

tE

>>

def

Start IE>>

Trip IE >>

CLPIE>>

&

IE>>BF

BLK1IE>>

Block2

Block1

Block2

I

E

IE>>BLK2IN

&

IE>> inhibition

IE>>> Enable

IE>>>BLK1

&

IE>>>BLK2IN

&

Start IE>>

Start IE>>>

&

IECLP>>>Mode

&

tECLP>>>

IE>>> Element

IE>> disbyIE>>>

Start IE>>>

IE>>>BLK2OUT

Start IE>>>

Start IE>>

tE

>>>

&

RES

IE>>BLK2OUT

&

IE>>>

def

IE> disbyIE>>>

Start IE>>>

&

Trip IE >>>

IECLP>>>

IE>>>BF

&

BLK2INIE>>

BLK2OUT

tE

>>>

def

Start IE>>>

Trip IE >>>

CLPIE>>>

&

BLK1IE>>>

IE>>>BF

BLK2INIE>>>

BLK2OUT

General logic diagram of the residual overcurrent elements - 50N/51N

FUNCTION CHARACTERISTICS

NC 2 0 - Ma nu al - 0 1 - 2 015

all-F50N-51N.ai

99

IE> Enable

IE> inhibition

ON≡Enable IE> residual overcurrent element

ON≡Inhibit (from IE>> and/or IE>>> residual overcurrent element)

IE>

IE≥

IE>

I

E

IE≥

I

E

CLP

CB-State

IECLP>Mode

State

def

&

IE>

def

State

inv

&

IE>

inv

I

E

IE≥ I

t

E

t

CLP

ECLP>

CLP

ECLP

>

>def

T0

(Pickup outside CLP)

≥1

>inv

(Pickup within CLP)

>

t

Output

ECLP>

Start IE>

>ST-K

I

E

I

>ST-L

E

t

E>inv

IE> Curve

&

t

E>RES

t

>RES

0T

t

E>def

t

T0

E>

RESET

IE>TR-K

0T

I

E

>TR-L

TRIPPING MATRIX

(LED+RELAYS)

Trip IE>

A =“1”A =“0 or OFF”

CLP IE>

≥1

A = ON - Change setting

A

B = OFF

B

C = ON - Element blocking

C

≥1

IE> residual overcurrent element (50/51) Block diagram

Block1, Block2

IE>BF

BF Enable (ON≡Enable)

CB State CB OPEN CB CLOSED CB OPEN

Output t

ECLP>

HIGH THRESHOLD/

BLOCK

t

ECLP>

LOW THRESHOLD/

UNBLOCK

0.1 s

Trip IE>

HIGH THRESHOLD/

BLOCK

&

IE> BF

t

towards BF logic

Residual overcurrent (50N/51N) - First element logic diagram (IE>)

100

NC 2 0 - Ma nu al - 0 1 - 2 015

Fun_50N-51NS1.ai

FUNCTION CHARACTERISTICS

Thytronic NC20 User Manual

Specifications and Main Features

Frequently Asked Questions

User Manual

1 I N T R O D U C T I O N

Scope and liability

Applicability

Conformity

Copyright

Warranty

Safety recommendations

Insulation tests

Environment

Graphical conventions

2 G E N E R A L

Preface

Photo

Main features

3 T E C H N I C A L D AT A

3.1 GENERAL

Product standard for measuring relays

Mechanical data

Insulation

Voltage dip and interruption

EMC tests for interference immunity

Emission

Mechanical tests

Climatic tests

Safety

3.2 INPUT CIRCUITS

Auxiliary power supply Uaux

Phase current input circuits

Unbalance neutral current input circuit

Voltage input circuits

Binary input circuits

3.3 OUTPUT CIRCUITS

Relays

Block output (Logic selectivity)

3.4 MMI

3.5 COMMUNICATION INTERFACES

Local port

Remote ports

3.6 GENERAL SETTINGS

3.7 PROTECTIVE FUNCTIONS

Base current - IB

Discharge time - TD

Thermal protection with Pt100 probes - 26

Undervoltage - 27

Undercurrent - 37

Phase unbalance - 46

Neutral unbalance current - 46N

Thermal image - 49

RMS Phase overcurrent - 50/51

Phase overcurrent - 50/51 Fundamental

Residual overcurrent - 50N/51N

Overvoltage - 59

Breaker failure - BF

3.8 CONTROL AND MONITORING

Trip Circuit Supervision - 74TCS

Selective block - BLOCK2

Circuit Breaker supervision

CT supervision - 74CT

Pilot wire diagnostic

Demand measures

Oscillography (DFR)

PLC (Programmable Logic Controller)

3.9 METERING

Accuracy (type tests)

Measures

4 F U N C T I O N C H A R A C T E R I S T I C S

4.1 HARDWARE DESCRIPTION

Power supply board

CPU board

Input board

MMI (keyboard, LED and display)

4.2 SOFTWARE DESCRIPTION

Task

Base software

Real-time operating system

Drivers