TEXAS INSTRUMENTS TPS62050, TPS62051, TPS62052, TPS62054, TPS62056 Technical data

www.ti.com
FB
PG
VIN
8
LBO
SYNC
EN
LBI
PGND
TPS62052
SW
1
6
7
3
2
9
5
4
10
Ci = 10 µF
Co = 22 µF
VO = 1.5 V / 800 mA
L1 = 10 µHVI = 3.3 V to 10 V
TYPICAL APPLICATION CIRCUIT
IO – Output Current – mA
50
30
10
0.01 0.1 1 10
Efficiency – %
60
70
TPS62050
EFFICIENCY
vs
OUTPUT CURRENT
100
100 1 k
80
20
0
40
90
V
I
= 7.2 V,
VO = 5 V, SYNC = L
TPS62050, TPS62051
TPS62052, TPS62054, TPS62056
SLVS432D–SEPTEMBER 2002 – REVISED OCTOBER 2003
800-mA SYNCHRONOUSSTEP-DOWN CONVERTER

FEATURES DESCRIPTION

High-Efficiency Synchronous Step-Down
Converter With up to95% Efficiency
12-A Quiescent Current (Typ) for systems powered from a 1-cell or 2-cell Li-Ion
2.7-V to 10-V OperatingInput Voltage Range
Adjustable Output Voltage RangeFrom 0.7 V
to 6 V
Fixed Output Voltage OptionsAvailable in
1.5 V, 1.8 V,and 3.3 V
Synchronizable to External ClockSignal up to
1.2 MHz
High Efficiency Over aWide Load Current
Range in Power-Save Mode
100% Maximum Duty Cyclefor Lowest
Dropout
Low Noise Operation inForced Fixed
Frequency PWM Operation Mode
Internal Softstart
Overtemperature and Overcurrent Protected
Available in 10-Pin MicrosmallOutline
Package MSOP
The TPS6205x devices are a family of high-efficiency synchronous step-down dc/dc converters ideally suited
battery or from a 3-cell to 5-cell NiCd, NiMH, or alkaline battery.
The TPS62050 is a synchronous PWM converter with integrated N-channel and P-channel power MOSFET switches. Synchronous rectification increases ef­ficiency and reduces external component count. To achieve highest efficiency over a wide load current range, the converter enters a power-saving pulse-frequency modulation (PFM) mode at light load currents. Operating frequency is typically 850 kHz, allowing the use of small inductor and capacitor values. The device can be synchronized to an external clock signal in the range of 600 kHz to 1.2 MHz. For low noise operation, the converter can be programmed into forced-fixed frequency in PWM mode. In shutdown mode, the current consumption is reduced to less than 2 µA. The TPS6205x is available in the 10-pin (DGS) micro-small outline package (MSOP) and operates over an free air temperature range of -40°C to 85°C.

APPLICATIONS

Cellular Phones
Organizers, PDAs, and HandheldPCs
Low Power DSP Supply
Digital Cameras and HardDisks
MATHCAD is a trademark of Mathsoft Incorporated.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date. Products conform tospecifications per the terms ofTexas Instruments standard warranty. Production processing does not necessarily in­cludetestingof allparameters.
Copyright © 2002 – 2003, Texas Instruments Incorporated
www.ti.com
TPS62050, TPS62051
TPS62052, TPS62054, TPS62056
SLVS432D–SEPTEMBER 2002 – REVISED OCTOBER 2003
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGE/ORDERING INFORMATION

PACKAGED DEVICES
PLASTIC MSOP
TPS62050DGS Adjustable 0.7 V to 6 V Standard BFM
TPS62051DGS Adjustable 0.7 V to 6 V Enhanced BGB
TPS62052DGS 1.5 V Standard BGC
TPS62054DGS 1.8 V Standard BGE
TPS62056DGS 3.3 V Standard BGG
(1)
The DGS packages are available taped and reeled. Add an R suffix to the device type (i.e., TPS62050DGSR) to order quantities of 2500 devices per reel.
(1)
(DGS)

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted
Supply voltage, V
Voltage at EN, SYNC -0.3 V to V
Voltage at LBI, FB, LBO, PG -0.3 V to 7 V
Voltage at SW -0.3 V to 11 V
Output current, I
Maximum junction temperature, T
Operating free-air temperature range, T
Storage temperature range, T
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds 300°C
(1)
Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.
(2)
The voltage at the SW pin is sampled in PFM mode 15 µs after the PMOS has switched off. During this time the voltage at SW is limited to 7 V maximum. Therefore, the output voltage of the converter is limited to 7 V maximum.
I
O
J
stg
OUTPUT VOLTAGE LBI/LBO FUNCTIONALITY PACKAGE MARKING
(1)
TPS6205x
-0.3 V to 11 V
850 mA
150°C
A
-40°C to 85°C
-65°C to 150°C
I
(2)

PACKAGE DISSIPATION RATING

PACKAGE
10-PIN MSOP
(1)
The thermal resistance junction to ambient soldered onto a PCB of the 10-pin MSOP is 180°C/W.
(1)
TA≤ 25°C DERATING FACTOR TA= 70°C TA= 85°C
POWER RATING TA≤ 25°C POWER RATING POWER RATING
555 mW 5.56 mW/°C 305 mW 221 mW

RECOMMENDED OPERATING CONDITIONS

MIN NOM MAX UNIT
Supply voltage at V
Voltage at PG, LBO 6 V
Maximum output current 800
Operating junction temperature -40 125 °C
(1)
Assuming no thermal limitation
2
I
2.7 10 V
(1)
mA
www.ti.com
TPS62052, TPS62054, TPS62056
SLVS432D–SEPTEMBER 2002 – REVISED OCTOBER 2003

ELECTRICAL CHARACTERISTICS

VI=7.2 V, VO= 3.3 V, IO= 300 mA, EN = VI, TA=-40°C to 85°C unless otherwise noted
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
SUPPLY CURRENT
V
I
I
(Q)
I
(SD)
I
Q(LBI)
ENABLE
V
IH
V
IL
I
lkg
I
(EN)
V
(UVLO)
POWER SWITCH
r
DS(on)
r
DS(on)
POWER GOOD OUTPUT, LBI, LBO
V
(PG)
V
OL
V
(LBI)
V
(LBI,HYS)
I
lkg(LBI)
OSCILLATOR
f
S
f
(SYNC)
V
IH
V
IL
I
lkg
OUTPUT
V
O
V
(FB)
Input voltage range 2.7 10 V
Operating quiescent current 12 20 µA
Shutdown current µA
IO= 0 mA, SYNC = GND, VI= 7.2 V
EN = GND 1.5 5
EN = GND, TA=25°C 1.5 3
Quiescent current with enhanced LBI EN = VI, LBI=GND, comparator version. TPS62051 only
EN high level input voltage 1.3 V
EN low level input voltage 0.3 V
EN trip point hysteresis 100 mV
EN input leakage current EN = GND or VIN, VI=7.2 V 0.01 0.2 µA
EN input current 0.6 V V
4 V 2 µA
(EN)
Undervoltage lockout threshold 1.6 V
P-channel MOSFET on-resistance m
VI≥ 5.4 V; IO= 300 mA 400 650
VI= 2.7 V; IO= 300 mA 600 850
P-channel MOSFET leakage current VDS= 10 V 1 µA
P-channel MOSFET current limit VI= 7.2V, VO= 3.3 V 1000 1200 1400 mA
N-channel MOSFET on-resistance m
VI≥ 5.4 V; IO= 300 mA 300 450
VI= 2.7 V; IO= 300 mA 450 550
N-channel MOSFET leakage current VDS= 6 V 1 µA
Power good trip voltage Vml -2% V
Power good delay time
PG, LBO output low voltage 0.3 V
PG, LBO output leakage current 0.01 0.25 µA
VOramping positive 50 µs
VOramping negative 200
V
= 0.8 x VOnominal,
(FB)
I
= 1 mA
(sink)
V
= VOnominal,
(FB)
V
= V
(LBI)
I
Minimum supply voltage for valid power good, LBO signal
Low battery input trip voltage Input voltage falling 1.21 V
Low battery input trip point accuracy 1.5%
Low battery input hysteresis 15 mV
LBI leakage current 0.01 0.1 µA
Oscillator frequency 600 850 1000 kHz
Synchronization range 600 1200 kHz
SYNC high level input voltage 1.5 V
SYNC low level input voltage 0.3 V
SYNC input leakage current SYNC = GND or VIN 0.01 0.1 µA
SYNC trip point hysteresis 100 mV
Duty cycle of external clock signal 20% 90%
Adjustable output voltage TPS62050, range TPS62051
Feedback voltage 0.5 V
FB leakage current 0.02 0.1 µA
TPS62050, TPS62051
TPS62050, TPS62051
TPS62050, TPS62051
5 µA
2.3 V
0.7 6.0 V
3
www.ti.com
TPS62050, TPS62051
TPS62052, TPS62054, TPS62056
SLVS432D–SEPTEMBER 2002 – REVISED OCTOBER 2003
ELECTRICAL CHARACTERISTICS (continued)
VI=7.2 V, VO= 3.3 V, IO= 300 mA, EN = VI, TA=-40°C to 85°C unless otherwise noted
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
Feedback voltage TPS62050, VI= 2.7 V to 10 V, tolerance TPS62051 0 mA< IO< 600 mA
TPS62052 -3% 3%
Fixed output voltage VI= 2.7 V to 10 V, tolerance
Resistance of internal voltage divider forfixed-voltage versions
Line regulation 5.2 mV/V
Load regulation VI= 7.2 V; IO= 10 mA to 600 mA 0.0045 %/mA
η Efficiency
Duty cycle range for main switches 100%
Minimum tontime for main switch 100 ns
Shutdown temperature 145 °C
Start-up time 1 ms
(1)
The worst case r
(1)
of the PMOS in 100% mode for an input voltage of 3.3 V is 0.75 . This value can be used to determine the
DS(on)
TPS62054 -3% 3%
TPS62056 -3% 3%
minimum input voltage if the output current is less than 600 mA with the TPS62056.
VI= 2.7 V to 10 V, 0 mA< IO< 600 mA
0 mA< IO< 600 mA
VI= 3.75 V to 10 V, 0 mA< IO< 600 mA
VO= 3.3 V, VI= 5 V to 10 V, IO= 600 mA
VI= 5 V; VO= 3.3 V; IO= 300 mA 93%
VI= 3.6 V; VO= 2.5 V; IO= 200 mA 93%
IO= 200 mA, VI= 5 V, Vo= 3.3 V, Co= 22 µF, L = 10 µH
-3% 3%
700 1000 1300 k
4
www.ti.com
www.ti.com
Undervoltage
Lockout
Bias Supply
_
+
+ –
REF
Current Limit Comparator
+ –
REF
I
(AVG)
Comparator
P-Channel Power MOSFET
N-Channel Power MOSFET
Driver
Shoot-Through
Logic
+ –
Load Comparator
Control
Logic
+
1.21 V
Soft Start
850 kHz
Oscillator
+
S R
Comparator High
Comparator Low
Comparator High2
+
Compensation
R2 See Note
R1
V
REF
= 0.5 V
Comparator Low
Comparator Low2
Comparator High
Saw Tooth
Generator
V
I
V
(COMP)
Comparator
SW
PG
LBO
GNDPGNDLBIFB
V
I
EN
SKIP Comparator
Error Amp
SYNC
TPS62050, TPS62051
TPS62052, TPS62054, TPS62056
SLVS432D–SEPTEMBER 2002 – REVISED OCTOBER 2003

FUNCTIONAL BLOCK DIAGRAM

6
NOTE: For the adjustable versions (TPS62050, TPS62051), the internal feedback driver is disabled and the FB pin is directly connected to the GM amplifier.
www.ti.com
PGND
FB
PG
VIN
8
LBO
GND
SYNC
EN
LBI
TPS62050
SW
1
6
7
3
2
9
5
4
10
L1 = 10 µH
VO = 5 V
R1 = 820 k
C
(ff)
= 6.8 pF
R2 = 91 k
Co = 22 µF
Ci = 10 µF
V
I
R5 130 k
R6 100 k
R3 1 MR41 M
TDK
C3216X5R1A106M
Taiyo Yuden JMK316BJ226ML
WE PD 744 777 10
Quiescent Current Measurements and Efficiency Were Taken With: R5 = Open, R4 = Open, LBI Connected to GND.
TPS62050, TPS62051
TPS62052, TPS62054, TPS62056
SLVS432D–SEPTEMBER 2002 – REVISED OCTOBER 2003

PARAMETER MEASUREMENT INFORMATION

All graphs were generated using the circuit as shown unless otherwise noted. For output voltages other than 5 V, the fixed voltage versions are used. The resistors R1, R2, and the feedforward capacitor (Cff) are removed and the feedback pin is directly connected to the output.
STANDARD CIRCUIT FOR ADJUSTABLEVERSION
7
www.ti.com
0
10
20
30
40
50
60
70
80
90
100
0.01 0.1 1 10 100 1 k
IL − Load Current − mA
Efficiency − %
VI = 5.5 V
VI = 6.5 V
VI = 7.2 V
VI = 8.4 V
VI = 10 V
SYNC = L VO = 5 V TA = 25°C
0
10
20
30
40
50
60
70
80
90
100
0.01 0.1 1 10 100 1 k
IL − Load Current − mA
Efficiency − %
VI = 2.7 V
VI = 3.3 V
VI = 5 V
SYNC = L VO = 1.5 V TA = 25°C
VI = 7.2 V
VI = 10 V
0
10
20
30
40
50
60
70
80
90
100
0.01 0.1 1 10 100 1 k
IL − Load Current − mA
Efficiency − %
VI = 2.7 V
VI = 3.3 V
VI = 5 V
SYNC = L VO = 1.8 V TA = 25°C
VI = 7.2 V
VI = 10 V
0
10
20
30
40
50
60
70
80
90
100
0.01 0.1 1 10 100 1 k
IL − Load Current − mA
Efficiency − %
VI = 2.7 V
SYNC = H VO = 1.5 V TA = 25°C
VI = 5 V
VI = 3.3 V
VI = 10 V
VI = 7.2 V
0
10
20
30
40
50
60
70
80
90
100
0.01 0.1 1 10 100 1 k
IL − Load Current − mA
Efficiency − %
VI = 3.5 V
VI = 5 V
SYNC = L VO = 3.3 V TA = 25°C
VI = 10 V
VI = 7.2 V
0
10
20
30
40
50
60
70
80
90
100
0.01 0.1 1 10 100 1 k
IL − Load Current − mA
Efficiency − %
VI = 5.5 V
SYNC = H VO = 5 V TA = 25°C
VI = 7.2 V
VI = 6.5 V
VI = 10 V
VI = 8.4 V
TPS62050, TPS62051
TPS62052, TPS62054, TPS62056
SLVS432D–SEPTEMBER 2002 – REVISED OCTOBER 2003

TYPICAL CHARACTERISTICS

TABLE OF GRAPHS

FIGURE
Efficiency vs load current 1 - 8
Switching frequency vs temperature 9
Output voltage ripple in SKIP mode 10
Output voltage ripple in PWM mode 11
Line transient response in PWM mode 12
Load transient 13
V
and IL(inductor current) in skip mode 14
(switch)
Start-up timing 15
TPS62050 TPS62052 TPS62054
EFFICIENCY EFFICIENCY EFFICIENCY
vs vs vs
LOAD CURRENT LOAD CURRENT LOAD CURRENT
8
Figure 1. Figure 2.
TPS62056 TPS62050 TPS62052
EFFICIENCY EFFICIENCY EFFICIENCY
vs vs vs
LOAD CURRENT LOAD CURRENT LOAD CURRENT
Figure 4. Figure 5.
Figure 3.
Figure 6.
Loading...
+ 17 hidden pages