Texas Instruments TPS37x-Q1 Datasheet

DC/DC

MCU

Low Iq, No external

resistors needed

GND

Boost

Converter

MCU Flag

Enable

Boost

SENSE1

SENSE2

RESET1

RESET2

Backup

Vbatt

VDD

GND

VDD

GPIO

TPS37X

Supply Voltage (V)

Quiescent Current (µA)

0 5 10 15 20 25 30 35 40 45 50 55 60 65

0.5

0.55

0.6

0.65

0.7

0.75

0.8

0.85

0.9

0.95

1

IqNO

125 C 25 C 85 C

-40 C

www.ti.com

ADVANCE INFORMATION

SNVSBD9A – AUGUST 2020 – REVISED JANUARY 2021 SNVSBD9A – AUGUST 2020 – REVISED JANUARY 2021

TPS37x-Q1 (65 V & 2 µA) Over & Undervoltage Detector with Delay Function

TPS37X-Q1 TPS37X-Q1

1 Features

• AEC-Q100 qualified with the following results: – Device temperature grade 1: –40°C to +125°C

ambient operating temperature – Device HBM ESD classification level 2 – Device CDM ESD classification level C7B

• VDD: 2.7 V to 65 V (V

POR

= 1.4 V)

• SENSE and RESET pins are 65 V graded

• Low supply current: 1 µA (Typ.)

• Flexible voltage options Table 14-2 – 2.7 V to 36 V (1.5% max accuracy) – 800 mV option (1% max accuracy)

• Built-in hysteresis (V

HYS

) – Percentage options: 2% to 13% (1% steps) – Fixed options: VTH < 8 V = 0.5 V, 1 V, 1.5 V,

2 V, 2.5 V

• Programmable reset time delay – 10 nF = 12.8 ms, 10 μF = 12.8 s

• Programmable sense time delay – 10 nF = 1.28 ms, 10 μF = 1.28 s

• Manual reset feature

• Output reset latching feature

• Output topology: – Channel 1: Open-Drain or Push-Pull topologies – Channel 2: Open-Drain

2 Applications

• Telematics control unit

• Emergency call system

• Audio amplifier

• Head unit and cluster

• Sensor fusion and cameras

• Body control module

3 Description

The TPS37x-Q1 is a 65 V-input voltage detector with 1 μA IDD, 1% accuracy, and 10 μs detection time in a

6.25 mm2 package. This device can be connected directly to 12 V / 24 V automotive battery system for continous monitoring of over (OV) and under (UV) voltage conditions; with its internal resistor divider, it offers the smallest total solution size. Wide hysteresis voltage options are available to ignore cold crank, start-stop and various car battery voltage transients. Built-in hysteresis on the SENSE pins prevents false reset signals when monitoring a supply voltage rail.

The separate VDD and SENSE pins allow for the redundancy sought by high-reliability automotive systems and SENSE can monitor higher and lower voltages than VDD. Optional use of external resistors are supported by the high impedance input of the SENSE pins. Both CTSx and CTRx provide delay adjustability on the rising and falling edges of the RESET signals. Also, CTSx functions as a debouncer by ignoring voltage glitches on the monitored voltage rails; CTRx operates as a manual reset (MR) that can be used to force a system reset.

The TPS37x-Q1 is available in a small 2.5-mm×2.5mm×0.1-mm WSON 10-pin wettable flanks package allowing the facillitation for Automatic Optical Inspection (AOI) and low resolution X-ray inspection. The central pad is non-conductive to increase the creepage between VDD and GND per guidelines in IEC60664. TPS37x-Q1 operates over –40°C to +125°C (TA).

Device Information

PART NUMBER PACKAGE

TPS37x-Q1 WSON (10) (DSK) 2.5 mm × 2.5 mm

(1) For package details, see the mechanical drawing addendum

at the end of the data sheet.

(1)

BODY SIZE (NOM)

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,

intellectual property matters and other important disclaimers. ADVANCE INFORMATION for preproduction products; subject to change without notice.

Typical Application Circuit

Typical Supply Current vs VDD

Product Folder Links: TPS37X-Q1

Submit Document Feedback

1

TPS37X-Q1

ADVANCE INFORMATION

SNVSBD9A – AUGUST 2020 – REVISED JANUARY 2021

www.ti.com

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision * (August 2020) to Revision A (January 2021) Page

• APL Update........................................................................................................................................................ 1

• Added Typical Supply Current vs VDD Curve and modified Description section............................................... 1

• Edited Device Comparison Table........................................................................................................................3

• Edited both Power Cycle figures (SENSE Outside and Within Nominal Voltage)............................................ 12

• Corrected the Hysteresis titles for both Undervoltage figures.......................................................................... 14

• Corrected Channel 1 of TPS37E from Open-Drain Low to Open-Drain High in Output Logic table.................15

• Added reset time delay discharge guideline..................................................................................................... 16

• Added sense time delay discharge guideline................................................................................................... 16

• Added Device Functional Modes tables........................................................................................................... 18

• Added correct Package Outline figure.............................................................................................................. 26

2 Submit Document Feedback

Product Folder Links: TPS37X-Q1

TPS37 X

XX XX

X

XXX R -Q1

CH 1

Voltage Threshold

CH 2 CH 1

CH 2

Hysteresis

www.ti.com

ADVANCE INFORMATION

5 Device Comparison

Contact TI sales representatives or consult TI's E2E forum for details and availability; minimum order quantities may apply.

SNVSBD9A – AUGUST 2020 – REVISED JANUARY 2021

TPS37X-Q1

1. Sense logic: OV = Over-Voltage; UV = Under-Voltage

2. Reset topology: PP = Push-Pull; OD = Open-Drain

3. Reset logic: L = Active-Low; H = Active-High

4. A to I hysteresis options are only available for 2.9 V to 9 V threshold options

Product Folder Links: TPS37X-Q1

Submit Document Feedback

3

1

2

3

4

5

10

9

8

7

6

VDD

SENSE1

SENSE2

GND

CTR2/MR

RESET1_OVOD

RESET2_UVOD CTR1/MR

CTS1

CTS2

NC

(No Internal Connection)

1

2

3

4

5

10

9

8

7

6

VDD

SENSE1

SENSE2

GND

CTR2/MR

RESET1_OVPP

RESET2_UVOD CTR1/MR

CTS1

CTS2

NC

(No Internal Connection)

1

2

3

4

5

10

9

8

7

6

VDD

SENSE1

SENSE2

GND

CTR2/MR

RESET1_OVOD

RESET2_UVOD CTR1/MR

CTS1

CTS2

NC

(No Internal Connection)

1

2

3

4

5

10

9

8

7

6

VDD

SENSE1

SENSE2

GND

CTR2/MR

RESET1_OVPP

CTS1

CTS2

NC

(No Internal Connection)

1

2

3

4

5

10

9

8

7

6

VDD

SENSE1

SENSE2

GND

CTR2/MR

CTS1

CTS2

NC

(No Internal Connection)

1

2

3

4

5

10

9

8

7

6

VDD

SENSE1

SENSE2

GND

CTR2/MR

RESET1_OVOD

RESET2_UVOD CTR1/MR

CTS1

CTS2

NC

(No Internal Connection)

1

2

3

4

5

10

9

8

7

6

VDD

SENSE1

SENSE2

GND

CTR2/MR

RESET1_OVPP

CTS1

CTS2

NC

(No Internal Connection)

1

2

3

4

5

10

9

8

7

6

VDD

SENSE1

SENSE2

GND

CTR2/MR

RESET1_OVPP

RESET2_UVOD CTR1/MR

CTS1

CTS2

NC

(No Internal Connection)

TPS37X-Q1

ADVANCE INFORMATION

SNVSBD9A – AUGUST 2020 – REVISED JANUARY 2021

6 Pin Configuration and Functions

www.ti.com

Figure 6-1. DSK Package, 10-Pin WSON, TPS37A

(Top View)

Figure 6-3. DSK Package, 10-Pin WSON, TPS37C

(Top View)

Figure 6-5. DSK Package, 10-Pin WSON, TPS37E

(Top View)

Figure 6-2. DSK Package, 10-Pin WSON, TPS37B

(Top View)

Figure 6-4. DSK Package, 10-Pin WSON, TPS37D

(Top View)

Figure 6-6. DSK Package, 10-Pin WSON, TPS37F

(Top View)

Figure 6-7. DSK Package, 10-Pin WSON, TPS37G

(Top View)

4 Submit Document Feedback

Figure 6-8. DSK Package, 10-Pin WSON, TPS37H

(Top View)

Product Folder Links: TPS37X-Q1

ADVANCE INFORMATION

www.ti.com

SNVSBD9A – AUGUST 2020 – REVISED JANUARY 2021

Table 6-1. Pin Functions Generic

TPS37X-Q1

NAME NO.

VDD 1 I Input Supply Voltage.

SENSE1 2 I Input for the monitored supply voltage rail channel 1

SENSE2 3 I Input for the monitored supply voltage rail channel 2

RESET1/RESET1 4 O Output Reset Signal For Channel 1: See Section 14.1

RESET2/RESET2 5 O Output Reset Signal For Channel 2: See Section 14.1

CTR1/ MR 6

CTR2/ MR 9

GND 10 _ Ground

NC PAD - Not internally connected, the PAD can be connected to VDD, GND or be left floating.

CTS1 7

CTS2 8

TPS37A

RESET1_OVOD 4 O Reset output signal for Sense 1. Topology: Overvoltage, Open Drain, Active Low topology.

RESET2_UVOD 5 O Reset output signal for Sense 2. Topology: Undervoltage, Open Drain, Active Low topology.

TPS37B

RESET1_OVPP 4 O Reset output signal for Sense 1. Topology: Overvoltage, Push Pull, Active High topology.

RESET2_UVOD 5 O Reset output signal for Sense 2. Topology: Undervoltage, Open Drain, Active Low topology.

TPS37C

RESET1_OVOD 4 O Reset output signal for Sense 1. Topology: Overvoltage, Open Drain, Active Low topology.

RESET2_UVOD 5 O Reset output signal for Sense 2. Topology: Undervoltage, Open Drain, Active High topology.

TPS37D

RESET1_OVPP 4 O Reset output signal for Sense 1. Topology: Overvoltage, Push Pull, Active High topology.

RESET2_UVOD 5 O Reset output signal for Sense 2. Topology: Undervoltage, Open Drain, Active High topology.

TPS37E

RESET1_OVOD 4 O Reset output signal for Sense 1. Topology: Overvoltage, Open Drain, Active High topology.

RESET2_UVOD 5 O Reset output signal for Sense 2. Topology: Undervoltage, Open Drain, Active High topology.

TPS37F

RESET1_OVOD 4 O Reset output signal for Sense 1. Topology: Overvoltage, Open Drain, Active High topology.

RESET2_UVPP 5 O Reset output signal for Sense 2. Topology: Undervoltage, Push Pull, Active Low topology.

TPS37G

RESET1_OVPP 4 O Reset output signal for Sense 1. Topology: Overvoltage, Push Pull, Active Low topology.

RESET2_UVOD 5 O Reset output signal for Sense 2. Topology: Undervoltage, Open Drain, Active High topology.

TPS37H

RESET1_OVPP 4 O Reset output signal for Sense 1. Topology: Overvoltage, Push Pull, Active Low topology.

RESET2_UVOD 5 O Reset output signal for Sense 2. Topology: Overvoltage, Open Drain, Active Low topology.

I/O DESCRIPTION

_ Capacitor Time Delay Reset 1: User-programmable reset release delay for Reset 1. Connect an

external capacitor for adjustable time delay or leave floating for fastest delay.

Manual Reset: If this pin is driven low the RESET1 output will reset, leave pin floating or connected to a cap to release reset. This pin should not be driven high.

_ Capacitor Time Delay Reset 2: User-programmable reset release delay for Reset 2. Connect an

external capacitor for adjustable time delay or leave floating for fastest delay. Manual Reset: If this pin is driven low the RESET2 output will reset, leave pin floating or connected to a cap to release reset. This pin should not be driven high.

_ Capacitor Time Delay Sense 1: User-programmable sense delay for Sense 1. Connect an

external capacitor for adjustable time delay or leave floating for fastest delay.

_ Capacitor Time Delay Sense 2: User-programmable sense delay for Sense 2. Connect an

external capacitor for adjustable time delay or leave floating for fastest delay.

Product Folder Links: TPS37X-Q1

Submit Document Feedback

5

ADVANCE INFORMATION

TPS37X-Q1

SNVSBD9A – AUGUST 2020 – REVISED JANUARY 2021

www.ti.com

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range, unless otherwise noted

Voltage VDD, V

Voltage V

Current I

Temperature

(2)

SENSE1,VSENSE2

, V

CTS2

, I

RESET2

, V

CTS1

RESET1

Operating junction temperature, T

Operating Ambient temperature, T

Storage, T

stg

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings

only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) As a result of the low dissipated power in this device, it is assumed that TJ = TA.

CTR1

, I

RESET1

, V

CTR2

, I

RESET1

RESET2

, V

7.2 ESD Ratings

Human body model (HBM), per AEC Q100-002

V

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

Electrostatic discharge

(ESD)

Charged device model (CDM), per AEC Q100-011

RESET2

J

A

(1)

, V

RESET1

, V

RESET2

MIN MAX UNIT

–0.3 70

–0.3 6

10 mA

–40 150 °C

–65 150 °C

VALUE UNIT

(1)

±2000

±750

V

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

MIN NOM MAX UNIT

Voltage V

Current I

T

J

DD

SENSE1,VSENSE2

, V

CTS1

CTS2

, I

RESET1

RESET2

, V

CTR1

, I

RESET1

, V

CTR2

, I

, V

RESET2

, V

RESET1

, V

RESET2

Junction temperature (free air temperature) –40 125 °C

2.7 65 V

0 65 V

0 5.5 V

0 ±5 mA

7.4 Thermal Information

(1)

R

θJA

R

θJC(top)

R

θJB

ψ

JT

ψ

JB

R

θJC(bot)

THERMAL METRIC

Junction-to-ambient thermal resistance 87.4 °C/W

Junction-to-case (top) thermal resistance 76.3 °C/W

Junction-to-board thermal resistance 54.2 °C/W

Junction-to-top characterization parameter 4.8 °C/W

Junction-to-board characterization parameter 54.2 °C/W

Junction-to-case (bottom) thermal resistance 34.8 °C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application

report.

DSK

10-PIN

UNIT

6 Submit Document Feedback

Product Folder Links: TPS37X-Q1

ADVANCE INFORMATION

www.ti.com

SNVSBD9A – AUGUST 2020 – REVISED JANUARY 2021

7.5 Electrical Characteristics

TPS37X-Q1

At V (R

PULLUP

DD (MIN)

≤ VDD ≤ V

DD (MAX)

, CTR1 /

) = 10 kΩ, Output reset Pullup Voltage (V free-air temperature range – 40°C to 125°C, unless otherwise noted. Typical values are at TJ = 25°C and VDD = 16 V and VIT = 6.5 V (VIT refers to V

PARAMETER TEST CONDITIONS MIN TYP MAX UNIT

VDD

V

DD

(2)

UVLO

V

POR

V

POR

I

DD

SENSE (Input)

I

SENSE

I

SENSE

I

SENSE

I

SENSE

V

ITN

V

ITP

V

HYS

RESET (output)

I

lkg(OD)

(4)

V

OL

V

OH_DO

(4)

V

OH

Supply Voltage 2.7 65 V

Under Voltage Lockout V

Power on Reset Voltage RESET, Active Low (Open-Drain, Push-Pull )

Power on Reset Voltage RESET, Active High (Push-Pull )

Supply current into VDD pin

Input current (SENSE1, SENSE2)

Input Threshold Negative (Under-Voltage)

Input Threshold Positive (Over-Voltage)

Hysteresis Accuracy

Open-Drain leakage (RESET1, RESET2)

Low level output voltage

High level output voltage dropout (VDD - V (Push-Pull only)

High level output voltage (Push-Pull only)

OH

= V

ITN

OH_DO

or V

MR = CTR2 / MR = CTS1 = CTS2 = Open, Output reset Pullup Resistor

) = 5.5 V, output reset load (C

PULLUP

).

ITP

Falling below V

(5)

DD

V

OL(max)

I

OUT (Sink)

V

OH(min)

I

OUT (Source)

= 300 mV

= 15 µA

= 0.8 x V

= 15 µA

DD (MIN)

DD

VIT = 800 mV V

DD (MIN)

≤ VDD ≤ V

DD (MAX)

VIT = 2.7 V to 36 V V

DD (MIN)

≤ VDD ≤ V

DD (MAX)

VIT = 800 mV 100 nA

VIT < 10 V

10 V < VIT < 26 V

VIT > 26 V

VIT = 2.7 V to 36 V -1.5 1.5 %

VIT = 800 mV

(3)

0.792 0.800 0.808 V

VIT = 2.7 V to 36 V -1.5 1.5 %

VIT = 800 mV

(3)

0.792 0.800 0.808 V

VIT = 0.8 V and 2.7 V to 36 V V

Range = 2% to 13%

HYS

-1.5 1.5 %

(1% step)

(1)

VIT = 2.7 V to 8 V V

= 0.5 V, 1 V, 1.5 V, 2 V,

HYS

2.5 V VIT-V

V V

RESET

< V

ITN

RESET

< V

ITN

≥ 2.4 V

HYS

= 5.5 V

SENSE

= 65 V

SENSE

< V

-1.5 1.5 %

ITP

2.7 V ≤ VDD ≤ 65 V I

= 5 mA

RESET

)

2.7 V ≤ VDD ≤ 65 V I

= 500 uA

RESET

2.7 V ≤ VDD ≤ 65 V I

= 5 mA

RESET

0.8V

DD

) = 10 pF and over the operating

LOAD

1 2.6 µA

1 2 µA

2.7 V

1.4 V

0.8 uA

1.2 uA

2 uA

300 nA

300 mV

43 mV

V

Product Folder Links: TPS37X-Q1

Submit Document Feedback

7

ADVANCE INFORMATION

TPS37X-Q1

SNVSBD9A – AUGUST 2020 – REVISED JANUARY 2021

www.ti.com

7.5 Electrical Characteristics (continued)

At V (R

PULLUP

DD (MIN)

≤ VDD ≤ V

DD (MAX)

, CTR1 /

) = 10 kΩ, Output reset Pullup Voltage (V free-air temperature range – 40°C to 125°C, unless otherwise noted. Typical values are at TJ = 25°C and VDD = 16 V and VIT = 6.5 V (VIT refers to V

PARAMETER TEST CONDITIONS MIN TYP MAX UNIT

Capacitor Timing (CTS, CTR)

R

CTR

R

CTS

Manual Reset (MR)

V

MR_IH

V

MR_IH

V

MR_IL

V

MR_IL

(1) Hysteresis is with respect to V (2) When VDD voltage falls below UVLO, reset is asserted for Output 1 and Output 2. VDD slew rate ≤ 100mV/µs (3) For adjustable voltage guidelines and resistor selection refer to Adjustable Voltage Thresholds in Application and Implementation

section

(4) For VOH and VOL relation to output variants refer to Timing Figures after the Timing Requirement Table (5) V

POR

Internal resistance (CTR1 / MR , CTR2 / MR )

Internal resistance (C

TS1, CTS2

CTR1 / MR and CTR2 / MR pin logic high input

CTR1 / MR and CTR2 / MR pin logic low input

is the minimum VDD voltage for a controlled output state. Below VPOR, the output cannot be determined. VDD dv/dt ≤ 100mV/µs

)

ITN

or V

MR = CTR2 / MR = CTS1 = CTS2 = Open, Output reset Pullup Resistor

ITP

).

ITP

and V

) = 5.5 V, output reset load (C

PULLUP

877 1000 1147 Kohms

88 100 122 Kohms

VDD = 2.7 V 2000 mV

VDD = 65 V 2500 mV

VDD = 2.7 V 1300 mV

VDD = 65 V 1300 mV

voltage threshold. V

ITN

has negative hysteresis and V

ITP

) = 10 pF and over the operating

LOAD

has positive hysteresis.

ITN

8 Submit Document Feedback

Product Folder Links: TPS37X-Q1

www.ti.com

ADVANCE INFORMATION

SNVSBD9A – AUGUST 2020 – REVISED JANUARY 2021

TPS37X-Q1

7.6 Timing Requirements

At V

DD_(MIN)

10 kΩ, Output reset Pullup Voltage (V

≤ VDD ≤ VDD_

, CTR1/MR = CTR2/MR = CTS1 = CTS2 = Open

(MAX)

) = 5.5V, output reset load (C

PULLUP

us, over the operating free-air temperature range – 40°C to 125°C, unless otherwise noted. Typical values are at TJ = 25°C and VDD=16 V and VIT = 6.5 V (VIT refers to either V

PARAMETER TEST CONDITIONS MIN TYP MAX UNIT

Common timing parameters

VIT = 2.7 V to 36 V C

= C

TR1

TR2

TS2

= C

= Open

TR2

TR1

t

CTR

Reset release time delay (CTR1/MR, CTR2/MR)

20% Overdrive from Hysteresis

(3)

VIT = 800 mV C

TR1

20% Overdrive from Hysteresis

VIT = 2.7 V to 36 V C

TS1

t

CTS

Sense detect time delay (CTS1, CTS2)

(4)

20% Overdrive from V

VIT = 800 mV C

TS1

20% Overdrive from V

C

t

SD

(1) C

Startup Delay

= Reset delay channel 1, C

TR1

C

= Sense delay channel 1, C

TS1

(2)

TR1/MR

= Reset delay channel 2,

TR2

= Sense delay channel 2

TS2

(2) During the power-on sequence,VDD mustbe at or above VDD (MIN) for at least t

V

.

SENSE

t

time includes the propagation delay (C

SD

(3) CTR Reset detect time delay:

OVER-voltage active-LOW output is measure from V UNDER-voltage active-LOW output is measure from V OVER-voltage active-HIGH output is measure from V UNDER-voltage active-HIGH output is measure from V

(4) CTS Sense detect time delay:

Active-low output is measure from VIT to VOL (or V Active-high output is measured from VIT to VOH VIT refers to either V

ITN

or V

ITP

or V

ITN

).

ITP

IT

= Open

= Open). Capaicitor in C

TR2

to V

ITP - HYS

Pullup

ITN + HYS

)

to V

OH

OL

(1)

, Output reset Pullup Resistor (R

) = 10 pF, VDD and SENSE slew rate = 1V/

LOAD

100 us

40 us

34 90 us

8 11 us

before the output is in the correct state based on

SD

or C

TR1

will add time to t

TR2

SD.

PULLUP

2 ms

) =

Product Folder Links: TPS37X-Q1

Submit Document Feedback

9

Supply Voltage (V)

Quiescent Current (µA)

0 5 10 15 20 25 30 35 40 45 50 55 60 65

0.5

0.55

0.6

0.65

0.7

0.75

0.8

0.85

0.9

0.95

1

IqNO

125 C 25 C 85 C

-40 C

Supply Voltage (V)

Quiescent Current (µA)

0 5 10 15 20 25 30 35 40 45 50 55 60 65

0.5

0.55

0.6

0.65

0.7

0.75

0.8

0.85

0.9

IqNO

125 C 25 C 85 C

-40 C

Supply Voltage (V)

Quiescent Current (µA)

0 5 10 15 20 25 30 35 40 45 50 55 60 65

0.85

0.9

0.95

1

1.05

1.1

1.15

1.2

1.25

1.3

1.35

1.4

IqAD

125 C 25 C 85 C

-40 C

Supply Voltage (V)

Quiescent Current (µA)

0 5 10 15 20 25 30 35 40 45 50 55 60 65

0.85

0.9

0.95

1

1.05

1.1

1.15

1.2

1.25

1.3

IqAD

125 C 85 C 25 C

-40 C

Sense Voltage (V)

Sense Current (nA)

0 5 10 15 20 25 30 35 40 45 50 55 60 65

0

100

200

300

400

500

600

700

800

900

1000

1100

1200

1300

1400

1500

1600

Is2p

125 C 25 C 85 C

-40 C

Sense Voltage (V)

Sense Current (nA)

0 5 10 15 20 25 30 35 40 45 50 55 60 65

0

100

200

300

400

500

600

700

800

900

1000

1100

1200

1300

1400

1500

1600

Is65

125 C 25 C 85 C

-40 C

TPS37X-Q1

ADVANCE INFORMATION

SNVSBD9A – AUGUST 2020 – REVISED JANUARY 2021

www.ti.com

8 Typical Characteristics

Typical characteristics show the typical performance of the TPS37x device. Test conditions are TJ = 25°C, R

= 100 kΩ, C

pull-up

= 50 pF, unless otherwise noted.

Load

RESET = high, VIT = 2.7V

Figure 8-1. Supply Voltage (VDD) vs Supply Voltage

(IDD) over Temperature

RESET = high, VIT = 0.8V

Figure 8-3. Supply Voltage (VDD) vs Supply Current

(IDD) over Temperature

RESET = low, VIT = 2.7V

Figure 8-2. Supply Voltage (VDD) vs Supply Current

(IDD) over Temperature

RESET = low, VIT = 0.8V

Figure 8-4. Supply Voltage (VDD) vs Supply Current

(IDD) over Temperature

Figure 8-5. Sense Voltage (V

Current (I

10 Submit Document Feedback

VDD = 2.7V

) over Temperature

SENSE

) vs Sense

Figure 8-6. Sense Voltage (V

Product Folder Links: TPS37X-Q1

Current (I

VDD = 65V

) vs Sense

SENSE

) over Temperature

SENSE

Texas Instruments TPS37x-Q1 Datasheet

Specifications and Main Features

Frequently Asked Questions

User Manual

1 Features

2 Applications

3 Description

Table of Contents

4 Revision History

5 Device Comparison

6 Pin Configuration and Functions

7 Specifications

7.1 Absolute Maximum Ratings

7.2 ESD Ratings

7.3 Recommended Operating Conditions

7.4 Thermal Information

7.5 Electrical Characteristics

7.6 Timing Requirements

8 Typical Characteristics