Texas Instruments TPA3220 User Manual

ADVANCE INFORMATION
User's Guide
SLAU756–January 2018
This user's guide describes the characteristics, operation, and use of the TPA3220 Evaluation Module Micro. A complete printed-circuit board (PCB) description, schematic diagram, and bill of materials (BOM) are also included.
SLAU756–January 2018
Submit Documentation Feedback
Copyright © 2018, Texas Instruments Incorporated
TPA3220 Evaluation Module Micro
1
ADVANCE INFORMATION
www.ti.com
Contents
1 Quick Start (BTL MODE) ................................................................................................... 3
2 Setup By Mode .............................................................................................................. 5
3 Hardware Configuration .................................................................................................... 7
4 EVM Design Documents ................................................................................................. 13
5 Schematic and Bill of Materials........................................................................................... 15
List of Figures
1 Output Configuration BTL .................................................................................................. 3
2 EVM Board (Top Side) ..................................................................................................... 4
3 EVM Board (Bottom Side) ................................................................................................. 4
4 Output Configuration PBTL - 4 Inductors................................................................................. 5
5 Filter Frequency Response .............................................................................................. 11
6 TPA3220EVM-Micro Top Composite Assembly ....................................................................... 13
7 TPA3220EVM-Micro Bottom Composite Assembly ................................................................... 13
8 TPA3220EVM-Micro Board Dimensions ................................................................................ 14
9 TPA3220EVM-MICRO Schematic 1..................................................................................... 15
10 TPA3220EVM-MICRO Schematic 2 ..................................................................................... 16
1 Jumper and Switch Configurations (BTL Mode)......................................................................... 4
2 Jumper and Switch Configurations (PBTL Mode) ....................................................................... 6
3 Fault and Clip Overtemperature Status .................................................................................. 7
4 Frequency Adjust Master Mode Selection ............................................................................... 7
5 HEAD and AD Mode Selection ............................................................................................ 8
6 Output Mode and Modulation Mode Selection........................................................................... 8
7 Default Mode Configuration ............................................................................................... 9
8 LDO Mode Configuration .................................................................................................. 9
9 Non-5-V Supply Configuration ........................................................................................... 10
10 External 5-V Supply Mode Configuration .............................................................................. 10
11 AIB Connector (J3) Pinout ............................................................................................... 12
12 Bill of Materials ............................................................................................................. 17
Trademarks
CoilCraft is a trademark of CoilCraft, Inc. All other trademarks are the property of their respective owners.
List of Tables
2
TPA3220 Evaluation Module Micro
Copyright © 2018, Texas Instruments Incorporated
SLAU756–January 2018
Submit Documentation Feedback
Class-D
Amplifier
OUT-A
OUT-B
OUT-C
OUT-D
ADVANCE INFORMATION
www.ti.com

1 Quick Start (BTL MODE)

The following section describes the necessary hardware, connections, configuration, and steps to quick start the EVM into BTL mode with stereo audio playing out of two speakers.
Figure 1 illustrates the BTL mode output configuration
Quick Start (BTL MODE)

1.1 Required Hardware

The following hardware is required for this EVM:
TPA3220EVM-Micro
Power supply 5–14 A, 12–30 VDC
Two 2–8 Ω speaker or resistor loads (ensure speaker or load is appropriately sized for required wattage output)
Four 12–20 AWG wires
One XLR to 3.5-mm audio jack
Analog output audio source
Figure 1. Output Configuration BTL
SLAU756–January 2018
Submit Documentation Feedback
Copyright © 2018, Texas Instruments Incorporated
TPA3220 Evaluation Module Micro
3
ADVANCE INFORMATION
Quick Start (BTL MODE)

1.2 Connections and Board Configuration

Figure 2 and Figure 3 illustrate the top and bottom of the EVM.
Figure 2. EVM Board (Top Side) Figure 3. EVM Board (Bottom Side)
Use the following steps when connecting and configuring the board in BTL MODE:
1. Ensure the power supply is OFF. Connect the power supply positive terminal to J6 PVDD and negative terminal to J6 GND.
2. Connect the left channel speaker, power resistor load (3–8 Ω) to the TPA3220EVM-Micro positive output terminal (J4 OUT1+) and other side of the speaker, power resistor to the TPA3220EVM-Micro negative output terminal (J4 OUT1–).
3. Connect the right channel speaker, power resistor load (3–8 Ω) to the TPA3220EVM-Micro positive output terminal (J5 OUT2+) and other side of the speaker, power resistor to the TPA3220EVM-Micro negative output terminal (J5 OUT2–).
4. Check to make sure that the power supply is only connected to J6 and speakers are connected to J4 or J5 only, as their colors are the same.
5. Input Configuration:
a. Differential Inputs: Depopulate R3 and R13 b. Single-Ended Inputs: Populate R3 and R13 c. Audio Interface Board Input: Populate R1, R2, R11, and R12
6. Ensure that RESET S1 is in the lower position of RESET.
7. Check Table 1 for all necessary jumper and switch configurations.
www.ti.com
Table 1. Jumper and Switch Configurations (BTL Mode)
Component Component Description Configuration for BTL
R28, R31 Gain/SLV Select MSTR-34dB
R3, R13 Input DIFF or SE Select SE = Populate
DIFF = Remove
R1, R2, R11,
R12
R27, R29 HEAD or AD Mode Select HEAD = Populate R27, Remove R29
R22, R26 PBTL or BTL Select Remove
S1 RESET Control RESET
R25 FREQ_ADJ MASTER MODE = 480kHz
4
TPA3220 Evaluation Module Micro
AIB Input Select Populated
AD = Remove R27, Populate R29
Copyright © 2018, Texas Instruments Incorporated
SLAU756–January 2018
Submit Documentation Feedback
Class-D
Amplifier
OUT-A
OUT-B
OUT-C
OUT-D
ADVANCE INFORMATION
www.ti.com

1.3 Power-Up

Ensure that required connections and configurations have been checked. The TPA3220EVM-Micro board can now be powered on.
1. Enable the power supply at 12 V to 30 V and ensure that LED D2 illuminates. LEDs D1 and D3 should not be illuminated.
2. Switch S1 out of RESET. The FAULT LED (D1) should blink once quickly, then remain unilluminated.
3. Note that the EVM does not have volume control, configure your analog input for a reasonable audio level before beginning audio playback.
4. Enable audio input playback and the EVM should begin driving audio out of the left and right speakers. If resistor loads are used for testing instead of speakers, they will now be energized.

2 Setup By Mode

The following sections describe the setup and configuration for each output mode. The TPA3220DDV EVM-Micro allows for two output modes: Stereo BTL and Mono PBTL.

2.1 BTL MODE (Stereo - 2 Speaker Outputs)

This mode is the same as described in Quick Start (BTL MODE) .

2.2 PBTL MODE (Mono – 1 Speaker Output)

This mode provides one speaker output that is more powerful than each BTL output and is useful when mono audio is to be played or when more power is needed.
Figure 4 illustrates the PBTL mode output configuration with 4 inductors.
Quick Start (BTL MODE)
Figure 4. Output Configuration PBTL - 4 Inductors
2.2.1 Connections and Board Configuration
Use the following steps when connecting and configuring the board in BTL MODE:
1. Ensure the power supply is OFF. Connect the positive terminal of the power supply to J6 PVDD and negative terminal to J6 GND.
2. Connect one channel speaker, power resistor load (2–8 Ω) to the TPA3220EVM-Micro positive output
SLAU756–January 2018
Submit Documentation Feedback
Copyright © 2018, Texas Instruments Incorporated
TPA3220 Evaluation Module Micro
5
ADVANCE INFORMATION
Setup By Mode
terminal (J4 OUT1+) and other side of the speaker, power resistor to the TPA3220EVM-Micro negative output terminal (J4 OUT1–).
3. Use a wire to connect J5 OUT2+ to J4 OUT1+, then use another wire to connect J5 OUT2– to J4 OUT1–. This forms a parallel connection of both OUTx+ to one side of the speaker and a parallel connection of both OUTx– to the other side of the speaker.
4. Check to make sure that the power supply is connected to J6 only and speakers are connected to J4 or J5 only, as their colors are the same.
5. Input Configuration:
a. Differential Inputs: Depopulate R3 and R13 b. Single-Ended Inputs: Populate R3 and R13 c. Audio Interface Board Input: Populate R1, R2, R11, and R12
6. Ensure that RESET S1 is in the lower position of RESET.
7. Check Table 2 for all jumper and switch configurations necessary.
www.ti.com
Table 2. Jumper and Switch Configurations (PBTL Mode)
Component Component Description Configuration for PBTL
R28, R31 Gain/SLV Select MSTR-34dB
R3, R13 Input DIFF or SE Select SE = Populate
DIFF = Remove
R1, R2, R11, R12 AIB Input Select Populated
R27, R29 HEAD or AD Mode Select HEAD = Populate R27, Remove R29
AD = Remove R27, Populate R29
R22, R26 PBTL or BTL Select Populate
S1 RESET Control RESET
R25 FREQ_ADJ MASTER MODE = 480 kHz
2.2.2 Power-Up
Ensure that required connections and configurations have been checked. The TPA3220EVM-Micro board can now be powered on.
1. Enable the power supply at 12 V to 30 V and ensure that LED D2 illuminates. LEDs D1 and D3 should not be illuminated.
2. Switch S1 out of RESET. The FAULT LED (D1) should blink once quickly, then remain unilluminated.
3. Note that the EVM does not have volume control, configure your analog input for a reasonable audio level before beginning audio playback.
4. Enable audio input playback and the EVM should begin driving audio out of the left and right speakers. If resistor loads are used for testing instead of speakers, they will now be energized.
6
TPA3220 Evaluation Module Micro
Copyright © 2018, Texas Instruments Incorporated
SLAU756–January 2018
Submit Documentation Feedback
ADVANCE INFORMATION
www.ti.com

3 Hardware Configuration

3.1 Indicator Overview (CLIP_OTW and FAULT)

The TPA3220EVM-Micro is equipped with LED indicators that illuminate when the FAULT or CLIP_OTW pin goes low. See Table 3 and TPA3220 100-W Peak HD-Audio, Analog-Input, Class-D for more details.
Table 3. Fault and Clip Overtemperature Status
FAULT LED
Status
ON ON Overtemperature (OTE) or overload (OLP) or undervoltage (UVP). Junction
ON OFF Overload (OLP) or undervoltage (UVP). Junction temperature lower than 125°C OFF ON Junction temperature higher than 125°C (OTE warning) OFF OFF Junction temperature lower than 125°C and no OLP or UVP faults (normal
CLIP_OTW LED Status Description
temperature higher than 125°C (OTE warning)
operation)

3.2 PWM Frequency Adjust

The TPA3220EVM-Micro allows for three oscillator frequency options by external configuration of the FREQ_ADJ pin. The frequency adjust can be used to reduce interference problems while using a radio receiver tuned within the AM band. These values should be chosen such that the nominal and the lower value switching frequencies together results in the fewest cases of interference throughout the AM band. The oscillator frequency can be selected by the value of the FREQ_ADJ resistor connected to GND in master mode according to Table 4.
Hardware Configuration
Table 4. Frequency Adjust Master Mode Selection
FREQ_ADJ (R25, R) Resistor Value PWM Frequency
Master MODE 49.9 kΩ 600 kHz Master MODE 30 kΩ 533 kHz Master MODE 10 kΩ 480 kHz
Slave MODE Pull up to 5 V N/A
Selecting Slave Mode configures the OSC_I/O pins as inputs to be slaved from an external differential clock. In a master or slave system, interchannel delay is automatically set up between the switching phases of the audio channels, which can be illustrated by no idle channels switching at the same time. This will not influence the audio output, but only the switch timing to minimize noise coupling between audio channels through the power supply. This will optimize audio performance and result in better operating conditions for the power supply. The inter-channel delay will be set up for a slave device depending on the polarity of the OSC_I/O connection such that slave mode 1 is selected by connecting the OSC_I/O of the master device with the OSC_I/O of the slave device with the same polarity (+ to + and – to –), while slave mode 2 is selected by connecting the OSC_I/Os with the inverse polarity (+ to – and – to +).

3.3 Modulation Modes (AD Mode and HEAD Mode)

The TPA3220EVM-Micro supports both AD modulation as well as HEAD modulation. In AD mode, each of the two half-bridge outputs are continuously switching. AD mode is the default mode for the TPA3220EVM-Micro. The EVM also supports HEAD mode modulation. HEAD mode also switches both half-bridge outputs but also optimizes the switching for lower power loss at idle as well as increased EMI performance at cost of some performance. The device accomplishes this by reducing its duty cycle at idle and while playing small signals. At higher output levels HEAD mode will also reduce the switching on one of the half bridges. The modulation mode can be controlled through jumper J6 on the EVM as follows:
SLAU756–January 2018
Submit Documentation Feedback
Copyright © 2018, Texas Instruments Incorporated
TPA3220 Evaluation Module Micro
7
ADVANCE INFORMATION
Hardware Configuration
More information on the differences between HEAD mode and AD mode as well as performance data is found in TPA3220 100-W Peak HD-Audio, Analog-Input, Class-D .

3.4 Output Mode Selection

The TPA3220 does not use discrete mode pins and therefore relies solely on the states of the IN2_M and IN2_P pins. Connecting the IN2_M and IN2_P pins to regular high output impedance audio outputs by removing J7 and J8 puts the TPA3220 into BTL mode (2 × stereo outputs). Tying the IN2_M and IN2_P pins to GND by populating R22 and R26 puts the TPA3220 into PBTL mode (1 × mono output). This is summarized in Table 6:
Table 6. Output Mode and Modulation Mode Selection
Input Resistors
R22 and R26
IN2_M IN2_P
OUT OUT 1N / 2N + 1 2 × BTL Stereo BTL output configuration
IN IN 1 × PBTL Mono paralleled BTL configuration. Connect OUT1+ to OUT2+
Input Mode
Table 5. HEAD and AD Mode Selection
Resistors State (R27, R29) Modulation Mode
R27 = Populate, R29 = Remove AD Mode R27 = Remove, R29 = Populate HEAD Mode
Output
Configuration
Description
and OUT1– to OUT2–.
www.ti.com

3.5 EVM Power Tree

The TPA3220EVM-Micro includes a few options for power configuration so that various input types can be evaluated.
3.5.1 TPA3220 Supplies
The TPA3220 device has a few power supplies which each have their own voltage range and rules. Details for each supply are as shown:
PVDD – This is the main device supply which accepts from 7 V to 30 V. Power output of the device is derived solely from PVDD and therefore it is important to configure this supply according to the chosen output configuration and load. Complete details are included in TPA3220 100-W Peak HD-Audio,
Analog-Input, Class-D .
VDD – This supply is used for the non-PVDD power of the device for blocks such as the front-end and control circuitry. The TPA3220 internal 5-V LDO is also powered by this pin. VDD can be powered by 5 V directly if using the TPA3220 with the internal regulator OFF. In this case, tie the GVDD and AVDD pins directly to VDD through R18 and remove R16. When the internal regulator is used, VDD must be between 7 V and PVDD through R16. GVDD and AVDD are only 5-V tolerant, so R18 must be removed.
GVDD and AVDD – These pins are used for the gate drive and analog supply of the device. These pins accept only 5 V. When the internal regulator is used, these pins are fed internal to the device, no external connection is necessary. When the internal regulator is OFF.
8
TPA3220 Evaluation Module Micro
Copyright © 2018, Texas Instruments Incorporated
SLAU756–January 2018
Submit Documentation Feedback
Loading...
+ 16 hidden pages