TEXAS INSTRUMENTS TLC7528C, TLC7528E, TLC7528I Technical data

查询TLC7528C供应商

TLC7528C, TLC7528E, TLC7528I

DUAL 8-BIT MULTIPLYING

DIGITAL-TO-ANALOG CONVERTERS

SLAS062B – JANUARY 1987 – REVISED MARCH 2000

D

Easily Interfaced to Microprocessors

D

On-Chip Data Latches

D

Monotonic Over the Entire A/D Conversion
Range

D

Interchangeable With Analog Devices
AD7528 and PMI PM-7528

D

Fast Control Signaling for Digital Signal
Processor (DSP) Applications Including
Interface With TMS320

D

Voltage-Mode Operation

D

CMOS Technology

KEY PERFORMANCE SPECIFICATIONS

Resolution
Linearity Error
Power Dissipation at VDD = 5 V
Settling Time at VDD = 5 V
Propagation Delay Time at VDD = 5 V

description

The TLC7528C, TLC7528E, and TLC7528I are
dual, 8-bit, digital-to-analog converters designed
with separate on-chip data latches and feature
exceptionally close DAC-to-DAC matching. Data

DACA

(MSB) DB7

8 bits

1/2 LSB

20 mW

100 ns

80 ns

REFA

DGND

DACA/DACB

(MSB) DB7

DW OR N PACKAGE

AGND

OUTA
RFBA

REFA

DGND

/DACB

DB6
DB5
DB4

FN PACKAGE

3212019

4
5
6
7

DB6

8

910111213

(TOP VIEW)

20

1

19

2

18

3

17

4

16

5

15

6

14

7

13

8

12

9

11

10

(TOP VIEW)

RFBA

OUTA

AGND

OUTB
RFBB
REFB
V

DD

WR
CS
DB0 (LSB)
DB1
DB2
DB3

OUTB

RFBB

18
17
16
15
14

REFB
V

DD

WR
CS
DB0 (LSB)

is transferred to either of the two DAC data latches
through a common, 8-bit, input port. Control input
DACA

/DACB determines which DAC is to be

DB5

DB4

DB3

DB2

DB1

loaded. The load cycle of these devices is similar
to the write cycle of a random-access memory , allowing easy interface to most popular microprocessor buses
and output ports. Segmenting the high-order bits minimizes glitches during changes in the most significant bits,
where glitch impulse is typically the strongest.

These devices operate from a 5-V to 15-V power supply and dissipates less than 15 mW (typical). The 2- or
4-quadrant multiplying makes these devices a sound choice for many microprocessor-controlled gain-setting
and signal-control applications. It can be operated in voltage mode, which produces a voltage output rather than
a current output. Refer to the typical application information in this data sheet.

The TLC7528C is characterized for operation from 0°C to 70°C. The TLC7528I is characterized for operation
from –25°C to 85°C. The TLC7528E is characterized for operation from –40°C to 85°C.

AVAILABLE OPTIONS

PACKAGE

T

A

0°C to 70°C TLC7528CDW TLC7528CFN TLC7528CN
–25°C to 85°C TLC7528IDW TLC7528IFN TLC7528IN
–40°C to 85°C TLC7528EDW TLC7528EFN TLC7528EN

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.

SMALL OUTLINE

(DW)

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

CHIP CARRIER

(FN)

PLASTIC DIP

(N)

Copyright  2000, Texas Instruments Incorporated

1

TLC7528C, TLC7528E, TLC7528I
DUAL 8-BIT MULTIPLYING
DIGITAL-TO-ANALOG CONVERTERS

SLAS062B – JANUARY 1987 – REVISED MARCH 2000

functional block diagram

DB0

Data

Inputs

DB7

DACA

/DACB

WR

CS

operating sequence

14
13
12
11
10
9
8
7

6
16
15

CS

Input

Buffer

Logic

Control

REFA

4

8

Latch A

8

Latch B

t

su(CS)

8

8

DACA

DACB

REFB

18

t

h(CS)

3

2

1

19

20

RFBA

OUTA

AGND

RFBB

OUTB

DACA/DACB

WR

DB0–DB7

t

su(DAC

t

w(WR)

t

su(D)

Data In Stable

)

t

h(D)

t

h(DAC)

2

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

UNIT

TLC7528C, TLC7528E, TLC7528I

DUAL 8-BIT MULTIPLYING

DIGITAL-TO-ANALOG CONVERTERS

SLAS062B – JANUARY 1987 – REVISED MARCH 2000

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, VDD (to AGND or DGND) –0.3 V to 16.5 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Voltage between AGND and DGND ±V

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Input voltage range, VI (to DGND) –0.3 V to VDD + 0.3. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Reference voltage, V
Feedback voltage V

refA

RFBA

or V

or V

(to AGND) ±25 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

refB

(to AGND) ±25 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

RFBB

Input voltage (voltage mode out A, out B to AGND) –0.3 V to VDD + 0.3. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Output voltage, VOA or VOB (to AGND) ±25 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Peak input current 10 µA. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Operating free-air temperature range, TA: TLC7528C 0°C to 70°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

TLC7528I –25°C to 85°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

TLC7528E –40°C to 85°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Storage temperature range, T

–65°C to 150°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

stg

Case temperature for 10 seconds, TC: FN package 260°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: DW or N package 260°C. . . . . . . . . . . . . . .

†

Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

VDD = 4.75 V to 5.25 V VDD = 14.5 V to 15.5 V

MIN NOM MAX MIN NOM MAX

Reference voltage, V
High-level input voltage, V
Low-level input voltage, V
CS setup time, t
CS hold time, t
DAC select setup time, t
DAC select hold time, t
Data bus input setup time t
Data bus input hold time t
Pulse duration, WR low, t

Operating free-air temperature, T

su(CS)

h(CS)

refA

su(DAC)

h(DAC)

or V

IH

IL

su(D)

h(D)

w(WR)

refB

TLC7628C 0 70 0 70
TLC7628I –25 85 –25 85

A

TLC7628E –40 85 –40 85

±10 ±10 V

2.4 13.5 V

0.8 1.5 V

50 50 ns

0 0 ns
50 50 ns
10 10 ns
25 25 ns
10 10 ns
50 50 ns

°C

†

DD

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

3

TLC7528C, TLC7528E, TLC7528I

PARAMETER

TEST CONDITIONS

UNIT

I

Output leakage current

nA

CoOutput capacitance (OUTA, OUTB)

pF

DUAL 8-BIT MULTIPLYING
DIGITAL-TO-ANALOG CONVERTERS

SLAS062B – JANUARY 1987 – REVISED MARCH 2000

electrical characteristics over recommended operating free-air temperature range,

= V

V

refA

I

High-level input current VI = V

IH

I

Low-level input current VI = 0 5 12 –10 5 12 –10 µA

IL

Reference input impedance
REFA or REFB to AGND

Ikg

Input resistance match
(REFA to REFB)

DC supply sensitivity, ∆gain/∆V

I

Supply current (quiescent)

DD

I

Supply current (standby) All digital inputs at 0 V or V

DD

C

Input capacitance

i

†

All typical values are at TA = 25°C.

= 10 V, VOA and VOB at 0 V (unless otherwise noted)

refB

DD

OUTA

p

OUTB

DD

DB0–DB7 10 10 pF
WR

, CS,

DACA

/DACB

p

p

DAC data latch loaded with
00000000, V

DAC data latch loaded with
00000000, V

∆VDD = ±10% 0.04 0.02 %/%
All digital inputs at VIHmin or

VILmax

DAC data latches loaded with
00000000

DAC data latches loaded with
11111111

refA

refB

= ±10 V

= ±10 V

DD

VDD = 5 V VDD = 15 V

MIN TYP†MAX MIN TYP†MAX

10 10 µA

20 20 kΩ

±400 ±200

±400 ±200

±1% ±1%

2 2 mA

0.5 0.5 mA

15 15 pF

50 50

120 120

p

4

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

PARAMETER

TEST CONDITIONS

UNIT

AC feedthrough

See Note 3

dB

dB

TLC7528C, TLC7528E, TLC7528I

DUAL 8-BIT MULTIPLYING

DIGITAL-TO-ANALOG CONVERTERS

SLAS062B – JANUARY 1987 – REVISED MARCH 2000

operating characteristics over recommended operating free-air temperature range,

= V

V

refA

Linearity error ±1/2 ±1/2 LSB
Settling time (to 1/2 LSB) See Note 1 100 100 ns
Gain error See Note 2 2.5 2.5 LSB

Temperature coefficient of gain See Note 4 0.007 0.0035 %FSR/°C
Propagation delay (from digital input to

90% of final analog output current)
Channel-to-channel

isolation

Digital-to-analog glitch impulse area

Digital crosstalk

Harmonic distortion Vi = 6 V, f = 1 kHz, TA = 25°C –85 –85 dB

NOTES: 1. OUTA, OUTB load = 100 Ω, C

= 10 V, VOA and VOB at 0 V (unless otherwise noted)

refB

VDD = 5 V VDD = 15 V

MIN TYP MAX MIN TYP MAX

REFA to OUTA
REFB to OUTB

See Note 5 80 80 ns

REFA to OUTB See Note 6 77 77
REFB to OUTA See Note 7 77 77

Measured for code transition
from 00000000 to 11111111,
TA = 25°C

Measured for code transition
from 00000000 to 11111111,
TA = 25°C

= 13 pF; WR and CS at 0 V; DB0–DB7 at 0 V to VDD or VDD to 0 V.

2. Gain error is measured using an internal feedback resistor. Nominal full scale range (FSR) = V

3. V

= 20 V peak-to-peak, 100-kHz sine wave; DAC data latches loaded with 00000000.

ref

4. Temperature coefficient of gain measured from 0°C to 25°C or from 25°C to 70°C.

5. V

6. Both DAC latches loaded with 11111111; V

7. Both DAC latches loaded with 11111111; V

refA

= V

= 10 V; OUTA/OUTB load = 100 Ω, C

refB

ext

= 13 pF; WR

ext

= 20 V peak-to-peak, 100-kHz sine wave; V

refA

= 20 V peak-to-peak, 100-kHz sine wave; V

refB

and CS at 0 V; DB0–DB7 at 0 V to VDD or VDD to 0 V.

–65 –65
–65 –65

160 440 nV•s

30 60 nV•s

refB
refA

– 1 LSB.

ref

= 0; TA = 25°C.
= 0; TA = 25°C.

PRINCIPLES OF OPERATION

These devices contain two identical, 8-bit-multiplying D/A converters, DACA and DACB. Each DAC consists
of an inverted R-2R ladder, analog switches, and input data latches. Binary-weighted currents are switched
between DAC output and AGND, thus maintaining a constant current in each ladder leg independent of the
switch state. Most applications require only the addition of an external operational amplifier and voltage
reference. A simplified D/A circuit for DACA with all digital inputs low is shown in Figure 1.

Figure 2 shows the DACA equivalent circuit. A similar equivalent circuit can be drawn for DACB. Both DACs
share the analog ground terminal 1 (AGND). With all digital inputs high, the entire reference current flows to
OUT A. A small leakage current (I
doubles every 10°C. C

is due to the parallel combination of the NMOS switches and has a value that depends

o

on the number of switches connected to the output. The range of Co is 50 pF to 120 pF maximum. The equivalent
output resistance (ro) varies with the input code from 0.8R to 3R where R is the nominal value of the ladder
resistor in the R-2R network.

These devices interface to a microprocessor through the data bus, CS, WR, and DACA/DACB control signals.
When CS and WR are both low, the TLC7528 analog output, specified by the DACA/DACB control line,
responds to the activity on the DB0–DB7 data bus inputs. In this mode, the input latches are transparent and
input data directly affects the analog output. When either the CS signal or WR signal goes high, the data on the
DB0–DB7 inputs is latched until the CS
disabled regardless of the state of the WR signal.

) flows across internal junctions, and as with most semiconductor devices,

Ikg

and WR signals go low again. When CS is high, the data inputs are

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

5

TLC7528C, TLC7528E, TLC7528I
DUAL 8-BIT MULTIPLYING
DIGITAL-TO-ANALOG CONVERTERS

SLAS062B – JANUARY 1987 – REVISED MARCH 2000

PRINCIPLES OF OPERATION

The digital inputs of these devices provide TTL compatibility when operated from a supply voltage of 5 V . These
devices can operate with any supply voltage in the range from 5 V to 15 V; however, input logic levels are not
TTL compatible above 5 V.

REFA

REFA

RRR

2R

2R

S8

R

FB

S2

2R

S3

2R

DACA Data Latches and Drivers

2R

S1

Figure 1. Simplified Functional Circuit for DACA

C

R

OUT

R

I

256

I

Ikg

RFBA

OUTA

AGND

RFBA

FB

OUTA

AGND

Figure 2. TLC7528 Equivalent Circuit, DACA Latch Loaded With 11111111

MODE SELECTION TABLE

/DACB CS WR DACA DACB

DACA

L
H
X
X

L = low level, H = high level, X = don’t care

L

L
L
H
X

Write

L

Hold

X

Hold

H

Hold

Hold

Write

Hold
Hold

6

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265