Texas instruments STELLARIS LM3S1435 DATA SHEET

TEXAS INSTRUMENTS-PRODUCTION DATA

Stellaris® LM3S1435 Microcontroller

DATA SHEET

DS-LM3S1435-7393	Copyright © 2007-2010 Texas Instruments
	Incorporated

Copyright

Copyright © 2007-2010 Texas Instruments Incorporated All rights reserved. Stellaris and StellarisWare are registered trademarks of Texas Instruments Incorporated. ARM and Thumb are registered trademarks and Cortex is a trademark of ARM Limited. Other names and brands may be claimed as the property of others.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Pleasebe awarethatan importantnoticeconcerningavailability, standardwarranty, and use in criticalapplicationsof TexasInstrumentssemiconductor products and disclaimers thereto appears at the end of this data sheet.

Texas Instruments Incorporated

108 Wild Basin, Suite 350 Austin, TX 78746

http://www.ti.com/stellaris http://www-k.ext.ti.com/sc/technical-support/product-information-centers.htm

2	June 23, 2010

Texas Instruments-Production Data

		Stellaris® LM3S1435 Microcontroller
Table of Contents
Revision History .............................................................................................................................		19
About This Document ....................................................................................................................		23
Audience ..............................................................................................................................................		23
About This Manual ................................................................................................................................		23
Related Documents ...............................................................................................................................		23
Documentation Conventions ..................................................................................................................		24
1	Architectural Overview ..........................................................................................	26
1.1	Product Features ..........................................................................................................	26
1.2	Target Applications ........................................................................................................	34
1.3	High-Level Block Diagram .............................................................................................	34
1.4	Functional Overview ......................................................................................................	36
1.4.1	ARM Cortex™-M3 .........................................................................................................	36
1.4.2	Motor Control Peripherals ..............................................................................................	36
1.4.3	Analog Peripherals ........................................................................................................	37
1.4.4	Serial Communications Peripherals ................................................................................	38
1.4.5	System Peripherals .......................................................................................................	39
1.4.6	Memory Peripherals ......................................................................................................	40
1.4.7	Additional Features .......................................................................................................	40
1.4.8	Hardware Details ..........................................................................................................	41
2	ARM Cortex-M3 Processor Core ...........................................................................	42
2.1	Block Diagram ..............................................................................................................	43
2.2	Functional Description ...................................................................................................	43
2.2.1	Serial Wire and JTAG Debug .........................................................................................	43
2.2.2	Embedded Trace Macrocell (ETM) .................................................................................	44
2.2.3	Trace Port Interface Unit (TPIU) .....................................................................................	44
2.2.4	ROM Table ...................................................................................................................	44
2.2.5	Memory Protection Unit (MPU) .......................................................................................	44
2.2.6	Nested Vectored Interrupt Controller (NVIC) ....................................................................	44
3	Memory Map ...........................................................................................................	48
4	Interrupts .................................................................................................................	50
5	JTAG Interface ........................................................................................................	53
5.1	Block Diagram ..............................................................................................................	54
5.2	Functional Description ...................................................................................................	54
5.2.1	JTAG Interface Pins ......................................................................................................	54
5.2.2	JTAG TAP Controller .....................................................................................................	56
5.2.3	Shift Registers ..............................................................................................................	57
5.2.4	Operational Considerations ............................................................................................	57
5.3	Initialization and Configuration .......................................................................................	60
5.4	Register Descriptions ....................................................................................................	60
5.4.1	Instruction Register (IR) .................................................................................................	60
5.4.2	Data Registers ..............................................................................................................	62
6	System Control .......................................................................................................	65
6.1	Functional Description ...................................................................................................	65
6.1.1	Device Identification ......................................................................................................	65
June 23, 2010		3

Texas Instruments-Production Data

Table of Contents

6.1.2	Reset Control ................................................................................................................	65
6.1.3	Power Control ...............................................................................................................	68
6.1.4	Clock Control ................................................................................................................	69
6.1.5	System Control .............................................................................................................	75
6.2	Initialization and Configuration .......................................................................................	76
6.3	Register Map ................................................................................................................	77
6.4	Register Descriptions ....................................................................................................	78

7	Hibernation Module ..............................................................................................	127
7.1	Block Diagram ............................................................................................................	128
7.2	Functional Description .................................................................................................	128
7.2.1	Register Access Timing ...............................................................................................	128
7.2.2	Clock Source ..............................................................................................................	129
7.2.3	Battery Management ...................................................................................................	130
7.2.4	Real-Time Clock ..........................................................................................................	130
7.2.5	Non-Volatile Memory ...................................................................................................	131
7.2.6	Power Control .............................................................................................................	131
7.2.7	Initiating Hibernate ......................................................................................................	131
7.2.8	Interrupts and Status ...................................................................................................	132
7.3	Initialization and Configuration .....................................................................................	132
7.3.1	Initialization .................................................................................................................	132
7.3.2	RTC Match Functionality (No Hibernation) ....................................................................	132
7.3.3	RTC Match/Wake-Up from Hibernation .........................................................................	133
7.3.4	External Wake-Up from Hibernation ..............................................................................	133
7.3.5	RTC/External Wake-Up from Hibernation ......................................................................	133
7.4	Register Map ..............................................................................................................	133
7.5	Register Descriptions ..................................................................................................	134

8	Internal Memory ...................................................................................................	147
8.1	Block Diagram ............................................................................................................	147
8.2	Functional Description .................................................................................................	147
8.2.1	SRAM Memory ............................................................................................................	147
8.2.2	Flash Memory .............................................................................................................	148
8.3	Flash Memory Initialization and Configuration ...............................................................	149
8.3.1	Flash Programming .....................................................................................................	149
8.3.2	Nonvolatile Register Programming ...............................................................................	150
8.4	Register Map ..............................................................................................................	151
8.5	Flash Register Descriptions (Flash Control Offset) .........................................................	151
8.6	Flash Register Descriptions (System Control Offset) ......................................................	159

9	General-Purpose Input/Outputs (GPIOs)	........................................................... 172
9.1	Functional Description .................................................................................................	172
9.1.1	Data Control ...............................................................................................................	173
9.1.2	Interrupt Control ..........................................................................................................	174
9.1.3	Mode Control ..............................................................................................................	175
9.1.4	Commit Control ...........................................................................................................	175
9.1.5	Pad Control .................................................................................................................	175
9.1.6	Identification ...............................................................................................................	176
9.2	Initialization and Configuration .....................................................................................	176
9.3	Register Map ..............................................................................................................	177
9.4	Register Descriptions ..................................................................................................	179
4		June 23, 2010

Texas Instruments-Production Data

Stellaris® LM3S1435 Microcontroller

10	General-Purpose Timers ......................................................................................	214
10.1	Block Diagram ............................................................................................................	215
10.2	Functional Description .................................................................................................	215
10.2.1	GPTM Reset Conditions ..............................................................................................	216
10.2.2	32-Bit Timer Operating Modes ......................................................................................	216
10.2.3	16-Bit Timer Operating Modes ......................................................................................	217
10.3	Initialization and Configuration .....................................................................................	221
10.3.1	32-Bit One-Shot/Periodic Timer Mode ...........................................................................	221
10.3.2	32-Bit Real-Time Clock (RTC) Mode .............................................................................	222
10.3.3	16-Bit One-Shot/Periodic Timer Mode ...........................................................................	222
10.3.4	16-Bit Input Edge Count Mode .....................................................................................	223
10.3.5	16-Bit Input Edge Timing Mode ....................................................................................	223
10.3.6	16-Bit PWM Mode .......................................................................................................	224
10.4	Register Map ..............................................................................................................	224
10.5	Register Descriptions ..................................................................................................	225
11	Watchdog Timer ...................................................................................................	250
11.1	Block Diagram ............................................................................................................	251
11.2	Functional Description .................................................................................................	251
11.3	Initialization and Configuration .....................................................................................	252
11.4	Register Map ..............................................................................................................	252
11.5	Register Descriptions ..................................................................................................	253
12	Analog-to-Digital Converter (ADC) .....................................................................	274
12.1	Block Diagram ............................................................................................................	274
12.2	Functional Description .................................................................................................	275
12.2.1	Sample Sequencers ....................................................................................................	275
12.2.2	Module Control ............................................................................................................	276
12.2.3	Hardware Sample Averaging Circuit .............................................................................	277
12.2.4	Analog-to-Digital Converter ..........................................................................................	277
12.2.5	Differential Sampling ...................................................................................................	277
12.2.6	Test Modes .................................................................................................................	279
12.2.7	Internal Temperature Sensor ........................................................................................	280
12.3	Initialization and Configuration .....................................................................................	280
12.3.1	Module Initialization .....................................................................................................	280
12.3.2	Sample Sequencer Configuration .................................................................................	281
12.4	Register Map ..............................................................................................................	281
12.5	Register Descriptions ..................................................................................................	282
13	Universal Asynchronous Receivers/Transmitters (UARTs) .............................	311
13.1	Block Diagram ............................................................................................................	312
13.2	Functional Description .................................................................................................	312
13.2.1	Transmit/Receive Logic ...............................................................................................	312
13.2.2	Baud-Rate Generation .................................................................................................	313
13.2.3	Data Transmission ......................................................................................................	314
13.2.4	Serial IR (SIR) .............................................................................................................	314
13.2.5	FIFO Operation ...........................................................................................................	315
13.2.6	Interrupts ....................................................................................................................	315
13.2.7	Loopback Operation ....................................................................................................	316
13.2.8	IrDA SIR block ............................................................................................................	316
13.3	Initialization and Configuration .....................................................................................	316
June 23, 2010		5

Texas Instruments-Production Data

Table of Contents

13.4	Register Map ..............................................................................................................	317
13.5	Register Descriptions ..................................................................................................	318
14	Synchronous Serial Interface (SSI) ....................................................................	352
14.1	Block Diagram ............................................................................................................	352
14.2	Functional Description .................................................................................................	352
14.2.1	Bit Rate Generation .....................................................................................................	353
14.2.2	FIFO Operation ...........................................................................................................	353
14.2.3	Interrupts ....................................................................................................................	353
14.2.4	Frame Formats ...........................................................................................................	354
14.3	Initialization and Configuration .....................................................................................	361
14.4	Register Map ..............................................................................................................	362
14.5	Register Descriptions ..................................................................................................	363
15	Inter-Integrated Circuit (I2C) Interface ................................................................	389
15.1	Block Diagram ............................................................................................................	390
15.2	Functional Description .................................................................................................	390
15.2.1	I2C Bus Functional Overview ........................................................................................	390
15.2.2	Available Speed Modes ...............................................................................................	392
15.2.3	Interrupts ....................................................................................................................	393
15.2.4	Loopback Operation ....................................................................................................	394
15.2.5	Command Sequence Flow Charts ................................................................................	394
15.3	Initialization and Configuration .....................................................................................	401
15.4	Register Map ..............................................................................................................	402
15.5	Register Descriptions (I2C Master) ...............................................................................	403
15.6	Register Descriptions (I2C Slave) .................................................................................	416
16	Analog Comparator ..............................................................................................	425
16.1	Block Diagram ............................................................................................................	425
16.2	Functional Description .................................................................................................	425
16.2.1	Internal Reference Programming ..................................................................................	426
16.3	Initialization and Configuration .....................................................................................	427
16.4	Register Map ..............................................................................................................	427
16.5	Register Descriptions ..................................................................................................	428
17	Pulse Width Modulator (PWM) ............................................................................	436
17.1	Block Diagram ............................................................................................................	437
17.2	Functional Description .................................................................................................	438
17.2.1	PWM Timer .................................................................................................................	438
17.2.2	PWM Comparators ......................................................................................................	438
17.2.3	PWM Signal Generator ................................................................................................	439
17.2.4	Dead-Band Generator .................................................................................................	440
17.2.5	Interrupt/ADC-Trigger Selector .....................................................................................	440
17.2.6	Synchronization Methods ............................................................................................	441
17.2.7	Fault Conditions ..........................................................................................................	441
17.2.8	Output Control Block ...................................................................................................	441
17.3	Initialization and Configuration .....................................................................................	441
17.4	Register Map ..............................................................................................................	442
17.5	Register Descriptions ..................................................................................................	443

6	June 23, 2010

Texas Instruments-Production Data

Stellaris® LM3S1435 Microcontroller

18	Pin Diagram ..........................................................................................................	473
19	Signal Tables ........................................................................................................	475
19.1	100-Pin LQFP Package Pin Tables ...............................................................................	475
19.2	108-Pin BGA Package Pin Tables ................................................................................	486
19.3	Connections for Unused Signals ...................................................................................	498
20	Operating Characteristics ...................................................................................	500
21	Electrical Characteristics ....................................................................................	501
21.1	DC Characteristics ......................................................................................................	501
21.1.1	Maximum Ratings .......................................................................................................	501
21.1.2	Recommended DC Operating Conditions ......................................................................	501
21.1.3	On-Chip Low Drop-Out (LDO) Regulator Characteristics ................................................	502
21.1.4	GPIO Module Characteristics .......................................................................................	502
21.1.5	Power Specifications ...................................................................................................	502
21.1.6	Flash Memory Characteristics ......................................................................................	504
21.1.7	Hibernation .................................................................................................................	504
21.2	AC Characteristics .......................................................................................................	504
21.2.1	Load Conditions ..........................................................................................................	504
21.2.2	Clocks ........................................................................................................................	505
21.2.3	JTAG and Boundary Scan ............................................................................................	506
21.2.4	Reset .........................................................................................................................	508
21.2.5	Sleep Modes ...............................................................................................................	510
21.2.6	Hibernation Module .....................................................................................................	510
21.2.7	General-Purpose I/O (GPIO) ........................................................................................	511
21.2.8	Analog-to-Digital Converter ..........................................................................................	511
21.2.9	Synchronous Serial Interface (SSI) ...............................................................................	512
21.2.10	Inter-Integrated Circuit (I2C) Interface ...........................................................................	514
21.2.11	Analog Comparator .....................................................................................................	515
A	Serial Flash Loader ..............................................................................................	516
A.1	Serial Flash Loader .....................................................................................................	516
A.2	Interfaces ...................................................................................................................	516
A.2.1	UART .........................................................................................................................	516
A.2.2	SSI .............................................................................................................................	516
A.3	Packet Handling ..........................................................................................................	517
A.3.1	Packet Format ............................................................................................................	517
A.3.2	Sending Packets .........................................................................................................	517
A.3.3	Receiving Packets .......................................................................................................	517
A.4	Commands .................................................................................................................	518
A.4.1	COMMAND_PING (0X20) ............................................................................................	518
A.4.2	COMMAND_GET_STATUS (0x23) ...............................................................................	518
A.4.3	COMMAND_DOWNLOAD (0x21) .................................................................................	518
A.4.4	COMMAND_SEND_DATA (0x24) .................................................................................	519
A.4.5	COMMAND_RUN (0x22) .............................................................................................	519
A.4.6	COMMAND_RESET (0x25) .........................................................................................	519
B	Register Quick Reference ...................................................................................	521
C	Ordering and Contact Information .....................................................................	537
C.1	Ordering Information ....................................................................................................	537
C.2	Part Markings ..............................................................................................................	537
June 23, 2010		7

Texas Instruments-Production Data

Table of Contents

C.3	Kits .............................................................................................................................	538
C.4	Support Information .....................................................................................................	538
D	Package Information ............................................................................................	539

8	June 23, 2010

Texas Instruments-Production Data

Stellaris® LM3S1435 Microcontroller

List of Figures
Figure 1-1.	Stellaris® LM3S1435 Microcontroller High-Level Block Diagram .............................	35
Figure 2-1.	CPU Block Diagram .............................................................................................	43
Figure 2-2.	TPIU Block Diagram ............................................................................................	44
Figure 5-1.	JTAG Module Block Diagram ................................................................................	54
Figure 5-2.	Test Access Port State Machine ...........................................................................	57
Figure 5-3.	IDCODE Register Format .....................................................................................	63
Figure 5-4.	BYPASS Register Format ....................................................................................	63
Figure 5-5.	Boundary Scan Register Format ...........................................................................	64
Figure 6-1.	Basic RST Configuration ......................................................................................	66
Figure 6-2.	External Circuitry to Extend Power-On Reset ........................................................	67
Figure 6-3.	Reset Circuit Controlled by Switch ........................................................................	67
Figure 6-4.	Power Architecture ..............................................................................................	69
Figure 6-5.	Main Clock Tree ..................................................................................................	72
Figure 7-1.	Hibernation Module Block Diagram .....................................................................	128
Figure 7-2.	Clock Source Using Crystal ................................................................................	129
Figure 7-3.	Clock Source Using Dedicated Oscillator .............................................................	130
Figure 8-1.	Flash Block Diagram ..........................................................................................	147
Figure 9-1.	GPIO Port Block Diagram ...................................................................................	173
Figure 9-2.	GPIODATA Write Example .................................................................................	174
Figure 9-3.	GPIODATA Read Example .................................................................................	174
Figure 10-1.	GPTM Module Block Diagram ............................................................................	215
Figure 10-2.	16-Bit Input Edge Count Mode Example ..............................................................	219
Figure 10-3.	16-Bit Input Edge Time Mode Example ...............................................................	220
Figure 10-4.	16-Bit PWM Mode Example ................................................................................	221
Figure 11-1.	WDT Module Block Diagram ..............................................................................	251
Figure 12-1.	ADC Module Block Diagram ...............................................................................	275
Figure 12-2.	Differential Sampling Range, VIN_ODD = 1.5 V ......................................................	278
Figure 12-3.	Differential Sampling Range, VIN_ODD = 0.75 V ....................................................	279
Figure 12-4.	Differential Sampling Range, VIN_ODD = 2.25 V ....................................................	279
Figure 12-5.	Internal Temperature Sensor Characteristic .........................................................	280
Figure 13-1.	UART Module Block Diagram .............................................................................	312
Figure 13-2.	UART Character Frame .....................................................................................	313
Figure 13-3.	IrDA Data Modulation .........................................................................................	315
Figure 14-1.	SSI Module Block Diagram .................................................................................	352
Figure 14-2.	TI Synchronous Serial Frame Format (Single Transfer) ........................................	355
Figure 14-3.	TI Synchronous Serial Frame Format (Continuous Transfer) ................................	355
Figure 14-4.	Freescale SPI Format (Single Transfer) with SPO=0 and SPH=0 ..........................	356
Figure 14-5.	Freescale SPI Format (Continuous Transfer) with SPO=0 and SPH=0 ..................	356
Figure 14-6.	Freescale SPI Frame Format with SPO=0 and SPH=1 .........................................	357
Figure 14-7.	Freescale SPI Frame Format (Single Transfer) with SPO=1 and SPH=0 ...............	358
Figure 14-8.	Freescale SPI Frame Format (Continuous Transfer) with SPO=1 and SPH=0 ........	358
Figure 14-9.	Freescale SPI Frame Format with SPO=1 and SPH=1 .........................................	359
Figure 14-10.	MICROWIRE Frame Format (Single Frame) ........................................................	360
Figure 14-11.	MICROWIRE Frame Format (Continuous Transfer) .............................................	361
Figure 14-12.	MICROWIRE Frame Format, SSIFss Input Setup and Hold Requirements ............	361

June 23, 2010

9

Texas Instruments-Production Data

Table of Contents

Figure 15-1.	I2C Block Diagram .............................................................................................	390
Figure 15-2.	I2C Bus Configuration ........................................................................................	390
Figure 15-3.	START and STOP Conditions .............................................................................	391
Figure 15-4.	Complete Data Transfer with a 7-Bit Address .......................................................	391
Figure 15-5.	R/S Bit in First Byte ............................................................................................	391
Figure 15-6.	Data Validity During Bit Transfer on the I2C Bus ...................................................	392
Figure 15-7.	Master Single SEND ..........................................................................................	395
Figure 15-8.	Master Single RECEIVE .....................................................................................	396
Figure 15-9.	Master Burst SEND ...........................................................................................	397
Figure 15-10.	Master Burst RECEIVE ......................................................................................	398
Figure 15-11.	Master Burst RECEIVE after Burst SEND ............................................................	399
Figure 15-12.	Master Burst SEND after Burst RECEIVE ............................................................	400
Figure 15-13.	Slave Command Sequence ................................................................................	401
Figure 16-1.	Analog Comparator Module Block Diagram .........................................................	425
Figure 16-2.	Structure of Comparator Unit ..............................................................................	426
Figure 16-3.	Comparator Internal Reference Structure ............................................................	426
Figure 17-1.	PWM Unit Diagram ............................................................................................	437
Figure 17-2.	PWM Module Block Diagram ..............................................................................	438
Figure 17-3.	PWM Count-Down Mode ....................................................................................	439
Figure 17-4.	PWM Count-Up/Down Mode ..............................................................................	439
Figure 17-5.	PWM Generation Example In Count-Up/Down Mode ...........................................	440
Figure 17-6.	PWM Dead-Band Generator ...............................................................................	440
Figure 18-1.	100-Pin LQFP Package Pin Diagram ..................................................................	473
Figure 18-2.	108-Ball BGA Package Pin Diagram (Top View) ...................................................	474
Figure 21-1.	Load Conditions ................................................................................................	505
Figure 21-2.	JTAG Test Clock Input Timing .............................................................................	507
Figure 21-3.	JTAG Test Access Port (TAP) Timing ..................................................................	508
Figure 21-4.	JTAG TRST Timing ............................................................................................	508
Figure 21-5.	External Reset Timing (RST) ..............................................................................	509
Figure 21-6.	Power-On Reset Timing .....................................................................................	509
Figure 21-7.	Brown-Out Reset Timing ....................................................................................	509
Figure 21-8.	Software Reset Timing .......................................................................................	509
Figure 21-9.	Watchdog Reset Timing .....................................................................................	510
Figure 21-10.	Hibernation Module Timing .................................................................................	511
Figure 21-11.	ADC Input Equivalency Diagram .........................................................................	512
Figure 21-12.	SSI Timing for TI Frame Format (FRF=01), Single Transfer Timing
	Measurement ....................................................................................................	513
Figure 21-13.	SSI Timing for MICROWIRE Frame Format (FRF=10), Single Transfer .................	513
Figure 21-14.	SSI Timing for SPI Frame Format (FRF=00), with SPH=1 .....................................	514
Figure 21-15.	I2C Timing .........................................................................................................	515
Figure D-1.	100-Pin LQFP Package ......................................................................................	539
Figure D-2.	108-Ball BGA Package ......................................................................................	541

10	June 23, 2010

Texas Instruments-Production Data

Stellaris® LM3S1435 Microcontroller

List of Tables
Table 1.	Revision History ..................................................................................................	19
Table 2.	Documentation Conventions ................................................................................	24
Table 3-1.	Memory Map .......................................................................................................	48
Table 4-1.	Exception Types ..................................................................................................	50
Table 4-2.	Interrupts ............................................................................................................	51
Table 5-1.	JTAG Port Pins Reset State .................................................................................	55
Table 5-2.	JTAG Instruction Register Commands ...................................................................	60
Table 6-1.	Clock Source Options ..........................................................................................	70
Table 6-2.	Possible System Clock Frequencies Using the SYSDIV Field .................................	73
Table 6-3.	Examples of Possible System Clock Frequencies Using the SYSDIV2 Field ............	73
Table 6-4.	System Control Register Map ...............................................................................	77
Table 6-5.	RCC2 Fields that Override RCC fields ..................................................................	92
Table 7-1.	Hibernation Module Register Map .......................................................................	133
Table 8-1.	Flash Protection Policy Combinations .................................................................	148
Table 8-2.	User-Programmable Flash Memory Resident Registers .......................................	150
Table 8-3.	Flash Register Map ............................................................................................	151
Table 9-1.	GPIO Pad Configuration Examples .....................................................................	176
Table 9-2.	GPIO Interrupt Configuration Example ................................................................	176
Table 9-3.	GPIO Register Map ...........................................................................................	178
Table 10-1.	Available CCP Pins ............................................................................................	215
Table 10-2.	16-Bit Timer With Prescaler Configurations .........................................................	218
Table 10-3.	Timers Register Map ..........................................................................................	224
Table 11-1.	Watchdog Timer Register Map ............................................................................	252
Table 12-1.	Samples and FIFO Depth of Sequencers ............................................................	275
Table 12-2.	Differential Sampling Pairs .................................................................................	277
Table 12-3.	ADC Register Map .............................................................................................	281
Table 13-1.	UART Register Map ...........................................................................................	317
Table 14-1.	SSI Register Map ..............................................................................................	362
Table 15-1.	Examples of I2C Master Timer Period versus Speed Mode ...................................	393
Table 15-2.	Inter-Integrated Circuit (I2C) Interface Register Map .............................................	402
Table 15-3.	Write Field Decoding for I2CMCS[3:0] Field (Sheet 1 of 3) ....................................	407
Table 16-1.	Internal Reference Voltage and ACREFCTL Field Values .....................................	427
Table 16-2.	Analog Comparators Register Map .....................................................................	428
Table 17-1.	PWM Register Map ............................................................................................	442
Table 19-1.	Signals by Pin Number .......................................................................................	475
Table 19-2.	Signals by Signal Name .....................................................................................	479
Table 19-3.	Signals by Function, Except for GPIO .................................................................	482
Table 19-4.	GPIO Pins and Alternate Functions .....................................................................	485
Table 19-5.	Signals by Pin Number .......................................................................................	486
Table 19-6.	Signals by Signal Name .....................................................................................	490
Table 19-7.	Signals by Function, Except for GPIO .................................................................	494
Table 19-8.	GPIO Pins and Alternate Functions .....................................................................	497
Table 19-9.	Connections for Unused Signals (100-pin LQFP) .................................................	498
Table 19-10.	Connections for Unused Signals, 108-pin BGA ....................................................	499
Table 20-1.	Temperature Characteristics ...............................................................................	500
Table 20-2.	Thermal Characteristics .....................................................................................	500
June 23, 2010		11

Texas Instruments-Production Data

Table of Contents

Table 20-3.	ESD Absolute Maximum Ratings ........................................................................	500
Table 21-1.	Maximum Ratings ..............................................................................................	501
Table 21-2.	Recommended DC Operating Conditions ............................................................	501
Table 21-3.	LDO Regulator Characteristics ...........................................................................	502
Table 21-4.	GPIO Module DC Characteristics ........................................................................	502
Table 21-5.	Detailed Power Specifications ............................................................................	503
Table 21-6.	Flash Memory Characteristics ............................................................................	504
Table 21-7.	Hibernation Module DC Characteristics ...............................................................	504
Table 21-8.	Phase Locked Loop (PLL) Characteristics ...........................................................	505
Table 21-9.	Actual PLL Frequency ........................................................................................	505
Table 21-10.	Clock Characteristics .........................................................................................	505
Table 21-11.	Crystal Characteristics .......................................................................................	506
Table 21-12.	System Clock Characteristics with ADC Operation ...............................................	506
Table 21-13.	JTAG Characteristics .........................................................................................	506
Table 21-14.	Reset Characteristics .........................................................................................	508
Table 21-15.	Sleep Modes AC Characteristics .........................................................................	510
Table 21-16.	Hibernation Module AC Characteristics ...............................................................	510
Table 21-17.	GPIO Characteristics .........................................................................................	511
Table 21-18.	ADC Characteristics ...........................................................................................	511
Table 21-19.	ADC Module Internal Reference Characteristics ..................................................	512
Table 21-20.	SSI Characteristics ............................................................................................	512
Table 21-21.	I2C Characteristics .............................................................................................	514
Table 21-22.	Analog Comparator Characteristics .....................................................................	515
Table 21-23.	Analog Comparator Voltage Reference Characteristics ........................................	515
Table C-1.	Part Ordering Information ...................................................................................	537

12	June 23, 2010

Texas Instruments-Production Data

Stellaris® LM3S1435 Microcontroller

List of Registers
System Control ..............................................................................................................................		65
Register 1:	Device Identification 0 (DID0), offset 0x000 .......................................................................	79
Register 2:	Brown-Out Reset Control (PBORCTL), offset 0x030 ..........................................................	81
Register 3:	LDO Power Control (LDOPCTL), offset 0x034 ...................................................................	82
Register 4:	Raw Interrupt Status (RIS), offset 0x050 ...........................................................................	83
Register 5:	Interrupt Mask Control (IMC), offset 0x054 ........................................................................	84
Register 6:	Masked Interrupt Status and Clear (MISC), offset 0x058 ....................................................	85
Register 7:	Reset Cause (RESC), offset 0x05C ..................................................................................	86
Register 8:	Run-Mode Clock Configuration (RCC), offset 0x060 ..........................................................	87
Register 9:	XTAL to PLL Translation (PLLCFG), offset 0x064 ..............................................................	91
Register 10:	Run-Mode Clock Configuration 2 (RCC2), offset 0x070 ......................................................	92
Register 11:	Deep Sleep Clock Configuration (DSLPCLKCFG), offset 0x144 ..........................................	94
Register 12:	Device Identification 1 (DID1), offset 0x004 .......................................................................	95
Register 13:	Device Capabilities 0 (DC0), offset 0x008 .........................................................................	97
Register 14:	Device Capabilities 1 (DC1), offset 0x010 .........................................................................	98
Register 15:	Device Capabilities 2 (DC2), offset 0x014 ........................................................................	100
Register 16:	Device Capabilities 3 (DC3), offset 0x018 ........................................................................	102
Register 17:	Device Capabilities 4 (DC4), offset 0x01C .......................................................................	104
Register 18:	Run Mode Clock Gating Control Register 0 (RCGC0), offset 0x100 ...................................	105
Register 19:	Sleep Mode Clock Gating Control Register 0 (SCGC0), offset 0x110 .................................	107
Register 20:	Deep Sleep Mode Clock Gating Control Register 0 (DCGC0), offset 0x120 .......................	109
Register 21:	Run Mode Clock Gating Control Register 1 (RCGC1), offset 0x104 ...................................	111
Register 22:	Sleep Mode Clock Gating Control Register 1 (SCGC1), offset 0x114 .................................	113
Register 23:	Deep Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x124 .......................	115
Register 24:	Run Mode Clock Gating Control Register 2 (RCGC2), offset 0x108 ...................................	117
Register 25:	Sleep Mode Clock Gating Control Register 2 (SCGC2), offset 0x118 .................................	119
Register 26:	Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x128 .......................	121
Register 27:	Software Reset Control 0 (SRCR0), offset 0x040 .............................................................	123
Register 28:	Software Reset Control 1 (SRCR1), offset 0x044 .............................................................	124
Register 29:	Software Reset Control 2 (SRCR2), offset 0x048 .............................................................	126
Hibernation Module .....................................................................................................................		127
Register 1:	Hibernation RTC Counter (HIBRTCC), offset 0x000 .........................................................	135
Register 2:	Hibernation RTC Match 0 (HIBRTCM0), offset 0x004 .......................................................	136
Register 3:	Hibernation RTC Match 1 (HIBRTCM1), offset 0x008 .......................................................	137
Register 4:	Hibernation RTC Load (HIBRTCLD), offset 0x00C ...........................................................	138
Register 5:	Hibernation Control (HIBCTL), offset 0x010 .....................................................................	139
Register 6:	Hibernation Interrupt Mask (HIBIM), offset 0x014 .............................................................	141
Register 7:	Hibernation Raw Interrupt Status (HIBRIS), offset 0x018 ..................................................	142
Register 8:	Hibernation Masked Interrupt Status (HIBMIS), offset 0x01C ............................................	143
Register 9:	Hibernation Interrupt Clear (HIBIC), offset 0x020 .............................................................	144
Register 10:	Hibernation RTC Trim (HIBRTCT), offset 0x024 ...............................................................	145
Register 11:	Hibernation Data (HIBDATA), offset 0x030-0x12C ............................................................	146
Internal Memory ...........................................................................................................................		147
Register 1:	Flash Memory Address (FMA), offset 0x000 ....................................................................	152
Register 2:	Flash Memory Data (FMD), offset 0x004 .........................................................................	153

June 23, 2010

13

Texas Instruments-Production Data

Table of Contents

Register 3:	Flash Memory Control (FMC), offset 0x008 .....................................................................	154
Register 4:	Flash Controller Raw Interrupt Status (FCRIS), offset 0x00C ............................................	156
Register 5:	Flash Controller Interrupt Mask (FCIM), offset 0x010 ........................................................	157
Register 6:	Flash Controller Masked Interrupt Status and Clear (FCMISC), offset 0x014 .....................	158
Register 7:	USec Reload (USECRL), offset 0x140 ............................................................................	160
Register 8:	Flash Memory Protection Read Enable 0 (FMPRE0), offset 0x130 and 0x200 ...................	161
Register 9:	Flash Memory Protection Program Enable 0 (FMPPE0), offset 0x134 and 0x400 ...............	162
Register 10:	User Debug (USER_DBG), offset 0x1D0 .........................................................................	163
Register 11:	User Register 0 (USER_REG0), offset 0x1E0 ..................................................................	164
Register 12:	User Register 1 (USER_REG1), offset 0x1E4 ..................................................................	165
Register 13:	Flash Memory Protection Read Enable 1 (FMPRE1), offset 0x204 ....................................	166
Register 14:	Flash Memory Protection Read Enable 2 (FMPRE2), offset 0x208 ....................................	167
Register 15:	Flash Memory Protection Read Enable 3 (FMPRE3), offset 0x20C ...................................	168
Register 16:	Flash Memory Protection Program Enable 1 (FMPPE1), offset 0x404 ...............................	169
Register 17:	Flash Memory Protection Program Enable 2 (FMPPE2), offset 0x408 ...............................	170
Register 18:	Flash Memory Protection Program Enable 3 (FMPPE3), offset 0x40C ...............................	171

General-Purpose Input/Outputs (GPIOs) ...................................................................................		172
Register 1:	GPIO Data (GPIODATA), offset 0x000 ............................................................................	180
Register 2:	GPIO Direction (GPIODIR), offset 0x400 .........................................................................	181
Register 3:	GPIO Interrupt Sense (GPIOIS), offset 0x404 ..................................................................	182
Register 4:	GPIO Interrupt Both Edges (GPIOIBE), offset 0x408 ........................................................	183
Register 5:	GPIO Interrupt Event (GPIOIEV), offset 0x40C ................................................................	184
Register 6:	GPIO Interrupt Mask (GPIOIM), offset 0x410 ...................................................................	185
Register 7:	GPIO Raw Interrupt Status (GPIORIS), offset 0x414 ........................................................	186
Register 8:	GPIO Masked Interrupt Status (GPIOMIS), offset 0x418 ...................................................	187
Register 9:	GPIO Interrupt Clear (GPIOICR), offset 0x41C ................................................................	188
Register 10:	GPIO Alternate Function Select (GPIOAFSEL), offset 0x420 ............................................	189
Register 11:	GPIO 2-mA Drive Select (GPIODR2R), offset 0x500 ........................................................	191
Register 12:	GPIO 4-mA Drive Select (GPIODR4R), offset 0x504 ........................................................	192
Register 13:	GPIO 8-mA Drive Select (GPIODR8R), offset 0x508 ........................................................	193
Register 14:	GPIO Open Drain Select (GPIOODR), offset 0x50C .........................................................	194
Register 15:	GPIO Pull-Up Select (GPIOPUR), offset 0x510 ................................................................	195
Register 16:	GPIO Pull-Down Select (GPIOPDR), offset 0x514 ...........................................................	196
Register 17:	GPIO Slew Rate Control Select (GPIOSLR), offset 0x518 ................................................	197
Register 18:	GPIO Digital Enable (GPIODEN), offset 0x51C ................................................................	198
Register 19:	GPIO Lock (GPIOLOCK), offset 0x520 ............................................................................	199
Register 20:	GPIO Commit (GPIOCR), offset 0x524 ............................................................................	200
Register 21:	GPIO Peripheral Identification 4 (GPIOPeriphID4), offset 0xFD0 .......................................	202
Register 22:	GPIO Peripheral Identification 5 (GPIOPeriphID5), offset 0xFD4 .......................................	203
Register 23:	GPIO Peripheral Identification 6 (GPIOPeriphID6), offset 0xFD8 .......................................	204
Register 24:	GPIO Peripheral Identification 7 (GPIOPeriphID7), offset 0xFDC ......................................	205
Register 25:	GPIO Peripheral Identification 0 (GPIOPeriphID0), offset 0xFE0 .......................................	206
Register 26:	GPIO Peripheral Identification 1 (GPIOPeriphID1), offset 0xFE4 .......................................	207
Register 27:	GPIO Peripheral Identification 2 (GPIOPeriphID2), offset 0xFE8 .......................................	208
Register 28:	GPIO Peripheral Identification 3 (GPIOPeriphID3), offset 0xFEC ......................................	209
Register 29:	GPIO PrimeCell Identification 0 (GPIOPCellID0), offset 0xFF0 ..........................................	210
Register 30:	GPIO PrimeCell Identification 1 (GPIOPCellID1), offset 0xFF4 ..........................................	211
Register 31:	GPIO PrimeCell Identification 2 (GPIOPCellID2), offset 0xFF8 ..........................................	212
14		June 23, 2010

Texas Instruments-Production Data

Stellaris® LM3S1435 Microcontroller

Register 32:	GPIO PrimeCell Identification 3 (GPIOPCellID3), offset 0xFFC .........................................	213
General-Purpose Timers .............................................................................................................		214
Register 1:	GPTM Configuration (GPTMCFG), offset 0x000 ..............................................................	226
Register 2:	GPTM TimerA Mode (GPTMTAMR), offset 0x004 ............................................................	227
Register 3:	GPTM TimerB Mode (GPTMTBMR), offset 0x008 ............................................................	229
Register 4:	GPTM Control (GPTMCTL), offset 0x00C ........................................................................	231
Register 5:	GPTM Interrupt Mask (GPTMIMR), offset 0x018 ..............................................................	234
Register 6:	GPTM Raw Interrupt Status (GPTMRIS), offset 0x01C .....................................................	236
Register 7:	GPTM Masked Interrupt Status (GPTMMIS), offset 0x020 ................................................	237
Register 8:	GPTM Interrupt Clear (GPTMICR), offset 0x024 ..............................................................	238
Register 9:	GPTM TimerA Interval Load (GPTMTAILR), offset 0x028 .................................................	240
Register 10:	GPTM TimerB Interval Load (GPTMTBILR), offset 0x02C ................................................	241
Register 11:	GPTM TimerA Match (GPTMTAMATCHR), offset 0x030 ...................................................	242
Register 12:	GPTM TimerB Match (GPTMTBMATCHR), offset 0x034 ..................................................	243
Register 13:	GPTM TimerA Prescale (GPTMTAPR), offset 0x038 ........................................................	244
Register 14:	GPTM TimerB Prescale (GPTMTBPR), offset 0x03C .......................................................	245
Register 15:	GPTM TimerA Prescale Match (GPTMTAPMR), offset 0x040 ...........................................	246
Register 16:	GPTM TimerB Prescale Match (GPTMTBPMR), offset 0x044 ...........................................	247
Register 17:	GPTM TimerA (GPTMTAR), offset 0x048 ........................................................................	248
Register 18:	GPTM TimerB (GPTMTBR), offset 0x04C .......................................................................	249
Watchdog Timer ...........................................................................................................................		250
Register 1:	Watchdog Load (WDTLOAD), offset 0x000 ......................................................................	254
Register 2:	Watchdog Value (WDTVALUE), offset 0x004 ...................................................................	255
Register 3:	Watchdog Control (WDTCTL), offset 0x008 .....................................................................	256
Register 4:	Watchdog Interrupt Clear (WDTICR), offset 0x00C ..........................................................	257
Register 5:	Watchdog Raw Interrupt Status (WDTRIS), offset 0x010 ..................................................	258
Register 6:	Watchdog Masked Interrupt Status (WDTMIS), offset 0x014 .............................................	259
Register 7:	Watchdog Test (WDTTEST), offset 0x418 .......................................................................	260
Register 8:	Watchdog Lock (WDTLOCK), offset 0xC00 .....................................................................	261
Register 9:	Watchdog Peripheral Identification 4 (WDTPeriphID4), offset 0xFD0 .................................	262
Register 10:	Watchdog Peripheral Identification 5 (WDTPeriphID5), offset 0xFD4 .................................	263
Register 11:	Watchdog Peripheral Identification 6 (WDTPeriphID6), offset 0xFD8 .................................	264
Register 12:	Watchdog Peripheral Identification 7 (WDTPeriphID7), offset 0xFDC ................................	265
Register 13:	Watchdog Peripheral Identification 0 (WDTPeriphID0), offset 0xFE0 .................................	266
Register 14:	Watchdog Peripheral Identification 1 (WDTPeriphID1), offset 0xFE4 .................................	267
Register 15:	Watchdog Peripheral Identification 2 (WDTPeriphID2), offset 0xFE8 .................................	268
Register 16:	Watchdog Peripheral Identification 3 (WDTPeriphID3), offset 0xFEC .................................	269
Register 17:	Watchdog PrimeCell Identification 0 (WDTPCellID0), offset 0xFF0 ....................................	270
Register 18:	Watchdog PrimeCell Identification 1 (WDTPCellID1), offset 0xFF4 ....................................	271
Register 19:	Watchdog PrimeCell Identification 2 (WDTPCellID2), offset 0xFF8 ....................................	272
Register 20:	Watchdog PrimeCell Identification 3 (WDTPCellID3 ), offset 0xFFC ..................................	273
Analog-to-Digital Converter (ADC) .............................................................................................		274
Register 1:	ADC Active Sample Sequencer (ADCACTSS), offset 0x000 .............................................	283
Register 2:	ADC Raw Interrupt Status (ADCRIS), offset 0x004 ...........................................................	284
Register 3:	ADC Interrupt Mask (ADCIM), offset 0x008 .....................................................................	285
Register 4:	ADC Interrupt Status and Clear (ADCISC), offset 0x00C ..................................................	286
Register 5:	ADC Overflow Status (ADCOSTAT), offset 0x010 ............................................................	288
Register 6:	ADC Event Multiplexer Select (ADCEMUX), offset 0x014 .................................................	289
June 23, 2010		15

Texas Instruments-Production Data

Table of Contents

Register 7:	ADC Underflow Status (ADCUSTAT), offset 0x018 ...........................................................	293
Register 8:	ADC Sample Sequencer Priority (ADCSSPRI), offset 0x020 .............................................	294
Register 9:	ADC Processor Sample Sequence Initiate (ADCPSSI), offset 0x028 .................................	296
Register 10:	ADC Sample Averaging Control (ADCSAC), offset 0x030 .................................................	297
Register 11:	ADC Sample Sequence Input Multiplexer Select 0 (ADCSSMUX0), offset 0x040 ...............	298
Register 12:	ADC Sample Sequence Control 0 (ADCSSCTL0), offset 0x044 ........................................	300
Register 13:	ADC Sample Sequence Result FIFO 0 (ADCSSFIFO0), offset 0x048 ................................	303
Register 14:	ADC Sample Sequence Result FIFO 1 (ADCSSFIFO1), offset 0x068 ................................	303
Register 15:	ADC Sample Sequence Result FIFO 2 (ADCSSFIFO2), offset 0x088 ................................	303
Register 16:	ADC Sample Sequence Result FIFO 3 (ADCSSFIFO3), offset 0x0A8 ...............................	303
Register 17:	ADC Sample Sequence FIFO 0 Status (ADCSSFSTAT0), offset 0x04C .............................	304
Register 18:	ADC Sample Sequence FIFO 1 Status (ADCSSFSTAT1), offset 0x06C .............................	304
Register 19:	ADC Sample Sequence FIFO 2 Status (ADCSSFSTAT2), offset 0x08C ............................	304
Register 20:	ADC Sample Sequence FIFO 3 Status (ADCSSFSTAT3), offset 0x0AC ............................	304
Register 21:	ADC Sample Sequence Input Multiplexer Select 1 (ADCSSMUX1), offset 0x060 ...............	305
Register 22:	ADC Sample Sequence Input Multiplexer Select 2 (ADCSSMUX2), offset 0x080 ...............	305
Register 23:	ADC Sample Sequence Control 1 (ADCSSCTL1), offset 0x064 ........................................	306
Register 24:	ADC Sample Sequence Control 2 (ADCSSCTL2), offset 0x084 ........................................	306
Register 25:	ADC Sample Sequence Input Multiplexer Select 3 (ADCSSMUX3), offset 0x0A0 ...............	308
Register 26:	ADC Sample Sequence Control 3 (ADCSSCTL3), offset 0x0A4 ........................................	309
Register 27:	ADC Test Mode Loopback (ADCTMLB), offset 0x100 .......................................................	310
Universal Asynchronous Receivers/Transmitters (UARTs) .....................................................		311
Register 1:	UART Data (UARTDR), offset 0x000 ...............................................................................	319
Register 2:	UART Receive Status/Error Clear (UARTRSR/UARTECR), offset 0x004 ...........................	321
Register 3:	UART Flag (UARTFR), offset 0x018 ................................................................................	323
Register 4:	UART IrDA Low-Power Register (UARTILPR), offset 0x020 .............................................	325
Register 5:	UART Integer Baud-Rate Divisor (UARTIBRD), offset 0x024 ............................................	326
Register 6:	UART Fractional Baud-Rate Divisor (UARTFBRD), offset 0x028 .......................................	327
Register 7:	UART Line Control (UARTLCRH), offset 0x02C ...............................................................	328
Register 8:	UART Control (UARTCTL), offset 0x030 .........................................................................	330
Register 9:	UART Interrupt FIFO Level Select (UARTIFLS), offset 0x034 ...........................................	332
Register 10:	UART Interrupt Mask (UARTIM), offset 0x038 .................................................................	334
Register 11:	UART Raw Interrupt Status (UARTRIS), offset 0x03C ......................................................	336
Register 12:	UART Masked Interrupt Status (UARTMIS), offset 0x040 .................................................	337
Register 13:	UART Interrupt Clear (UARTICR), offset 0x044 ...............................................................	338
Register 14:	UART Peripheral Identification 4 (UARTPeriphID4), offset 0xFD0 .....................................	340
Register 15:	UART Peripheral Identification 5 (UARTPeriphID5), offset 0xFD4 .....................................	341
Register 16:	UART Peripheral Identification 6 (UARTPeriphID6), offset 0xFD8 .....................................	342
Register 17:	UART Peripheral Identification 7 (UARTPeriphID7), offset 0xFDC .....................................	343
Register 18:	UART Peripheral Identification 0 (UARTPeriphID0), offset 0xFE0 ......................................	344
Register 19:	UART Peripheral Identification 1 (UARTPeriphID1), offset 0xFE4 ......................................	345
Register 20:	UART Peripheral Identification 2 (UARTPeriphID2), offset 0xFE8 ......................................	346
Register 21:	UART Peripheral Identification 3 (UARTPeriphID3), offset 0xFEC .....................................	347
Register 22:	UART PrimeCell Identification 0 (UARTPCellID0), offset 0xFF0 ........................................	348
Register 23:	UART PrimeCell Identification 1 (UARTPCellID1), offset 0xFF4 ........................................	349
Register 24:	UART PrimeCell Identification 2 (UARTPCellID2), offset 0xFF8 ........................................	350
Register 25:	UART PrimeCell Identification 3 (UARTPCellID3), offset 0xFFC ........................................	351

16	June 23, 2010

Texas Instruments-Production Data

Stellaris® LM3S1435 Microcontroller

Synchronous Serial Interface (SSI) ............................................................................................		352
Register 1:	SSI Control 0 (SSICR0), offset 0x000 ..............................................................................	364
Register 2:	SSI Control 1 (SSICR1), offset 0x004 ..............................................................................	366
Register 3:	SSI Data (SSIDR), offset 0x008 ......................................................................................	368
Register 4:	SSI Status (SSISR), offset 0x00C ...................................................................................	369
Register 5:	SSI Clock Prescale (SSICPSR), offset 0x010 ..................................................................	371
Register 6:	SSI Interrupt Mask (SSIIM), offset 0x014 .........................................................................	372
Register 7:	SSI Raw Interrupt Status (SSIRIS), offset 0x018 ..............................................................	374
Register 8:	SSI Masked Interrupt Status (SSIMIS), offset 0x01C ........................................................	375
Register 9:	SSI Interrupt Clear (SSIICR), offset 0x020 .......................................................................	376
Register 10:	SSI Peripheral Identification 4 (SSIPeriphID4), offset 0xFD0 .............................................	377
Register 11:	SSI Peripheral Identification 5 (SSIPeriphID5), offset 0xFD4 .............................................	378
Register 12:	SSI Peripheral Identification 6 (SSIPeriphID6), offset 0xFD8 .............................................	379
Register 13:	SSI Peripheral Identification 7 (SSIPeriphID7), offset 0xFDC ............................................	380
Register 14:	SSI Peripheral Identification 0 (SSIPeriphID0), offset 0xFE0 .............................................	381
Register 15:	SSI Peripheral Identification 1 (SSIPeriphID1), offset 0xFE4 .............................................	382
Register 16:	SSI Peripheral Identification 2 (SSIPeriphID2), offset 0xFE8 .............................................	383
Register 17:	SSI Peripheral Identification 3 (SSIPeriphID3), offset 0xFEC ............................................	384
Register 18:	SSI PrimeCell Identification 0 (SSIPCellID0), offset 0xFF0 ...............................................	385
Register 19:	SSI PrimeCell Identification 1 (SSIPCellID1), offset 0xFF4 ...............................................	386
Register 20:	SSI PrimeCell Identification 2 (SSIPCellID2), offset 0xFF8 ...............................................	387
Register 21:	SSI PrimeCell Identification 3 (SSIPCellID3), offset 0xFFC ...............................................	388
Inter-Integrated Circuit (I2C) Interface ........................................................................................		389
Register 1:	I2C Master Slave Address (I2CMSA), offset 0x000 ...........................................................	404
Register 2:	I2C Master Control/Status (I2CMCS), offset 0x004 ...........................................................	405
Register 3:	I2C Master Data (I2CMDR), offset 0x008 .........................................................................	409
Register 4:	I2C Master Timer Period (I2CMTPR), offset 0x00C ...........................................................	410
Register 5:	I2C Master Interrupt Mask (I2CMIMR), offset 0x010 .........................................................	411
Register 6:	I2C Master Raw Interrupt Status (I2CMRIS), offset 0x014 .................................................	412
Register 7:	I2C Master Masked Interrupt Status (I2CMMIS), offset 0x018 ...........................................	413
Register 8:	I2C Master Interrupt Clear (I2CMICR), offset 0x01C .........................................................	414
Register 9:	I2C Master Configuration (I2CMCR), offset 0x020 ............................................................	415
Register 10:	I2C Slave Own Address (I2CSOAR), offset 0x000 ............................................................	417
Register 11:	I2C Slave Control/Status (I2CSCSR), offset 0x004 ...........................................................	418
Register 12:	I2C Slave Data (I2CSDR), offset 0x008 ...........................................................................	420
Register 13:	I2C Slave Interrupt Mask (I2CSIMR), offset 0x00C ...........................................................	421
Register 14:	I2C Slave Raw Interrupt Status (I2CSRIS), offset 0x010 ...................................................	422
Register 15:	I2C Slave Masked Interrupt Status (I2CSMIS), offset 0x014 ..............................................	423
Register 16:	I2C Slave Interrupt Clear (I2CSICR), offset 0x018 ............................................................	424
Analog Comparator .....................................................................................................................		425
Register 1:	Analog Comparator Masked Interrupt Status (ACMIS), offset 0x000 ..................................	429
Register 2:	Analog Comparator Raw Interrupt Status (ACRIS), offset 0x004 .......................................	430
Register 3:	Analog Comparator Interrupt Enable (ACINTEN), offset 0x008 .........................................	431
Register 4:	Analog Comparator Reference Voltage Control (ACREFCTL), offset 0x010 .......................	432
Register 5:	Analog Comparator Status 0 (ACSTAT0), offset 0x020 .....................................................	433
Register 6:	Analog Comparator Control 0 (ACCTL0), offset 0x024 .....................................................	434

June 23, 2010

17

Texas Instruments-Production Data

Table of Contents

Pulse Width Modulator (PWM) ....................................................................................................		436
Register 1:	PWM Master Control (PWMCTL), offset 0x000 ................................................................	444
Register 2:	PWM Time Base Sync (PWMSYNC), offset 0x004 ...........................................................	445
Register 3:	PWM Output Enable (PWMENABLE), offset 0x008 ..........................................................	446
Register 4:	PWM Output Inversion (PWMINVERT), offset 0x00C .......................................................	447
Register 5:	PWM Output Fault (PWMFAULT), offset 0x010 ................................................................	448
Register 6:	PWM Interrupt Enable (PWMINTEN), offset 0x014 ...........................................................	449
Register 7:	PWM Raw Interrupt Status (PWMRIS), offset 0x018 ........................................................	450
Register 8:	PWM Interrupt Status and Clear (PWMISC), offset 0x01C ................................................	451
Register 9:	PWM Status (PWMSTATUS), offset 0x020 ......................................................................	452
Register 10:	PWM0 Control (PWM0CTL), offset 0x040 .......................................................................	453
Register 11:	PWM0 Interrupt and Trigger Enable (PWM0INTEN), offset 0x044 ....................................	455
Register 12:	PWM0 Raw Interrupt Status (PWM0RIS), offset 0x048 ....................................................	458
Register 13:	PWM0 Interrupt Status and Clear (PWM0ISC), offset 0x04C ...........................................	459
Register 14:	PWM0 Load (PWM0LOAD), offset 0x050 .......................................................................	460
Register 15:	PWM0 Counter (PWM0COUNT), offset 0x054 ................................................................	461
Register 16:	PWM0 Compare A (PWM0CMPA), offset 0x058 .............................................................	462
Register 17:	PWM0 Compare B (PWM0CMPB), offset 0x05C .............................................................	463
Register 18:	PWM0 Generator A Control (PWM0GENA), offset 0x060 ................................................	464
Register 19:	PWM0 Generator B Control (PWM0GENB), offset 0x064 ................................................	467
Register 20:	PWM0 Dead-Band Control (PWM0DBCTL), offset 0x068 ................................................	470
Register 21:	PWM0 Dead-Band Rising-Edge Delay (PWM0DBRISE), offset 0x06C .............................	471
Register 22:	PWM0 Dead-Band Falling-Edge-Delay (PWM0DBFALL), offset 0x070 .............................	472

18	June 23, 2010

Texas Instruments-Production Data

Stellaris® LM3S1435 Microcontroller

Revision History

The revision history table notes changes made between the indicated revisions of the LM3S1435 data sheet.

Table 1. Revision History

Date	Revision	Description
June 2010	7393	■ Corrected base address for SRAM in architectural overview chapter.
		■ Clarified system clock operation, adding content to “Clock Control” on page 69.
		■ In Signal Tables chapter, added table "Connections for Unused Signals."
		■ In "Thermal Characteristics" table, corrected thermal resistance value from 34 to 32.
		■ In "Reset Characteristics" table, corrected value for supply voltage (VDD) rise time.
		■ Additional minor data sheet clarifications and corrections.
April 2010	7007	■ Added caution note to the I2C Master Timer Period (I2CMTPR) register description and changed
		field width to 7 bits.
		■ Removed erroneous text about restoring the Flash Protection registers.
		■ Added note about		signal routing.
			RST
		■ Clarified the function of the TnSTALL bit in the GPTMCTL register.
		■ Additional minor data sheet clarifications and corrections.
January 2010	6712	■ In "System Control" section, clarified Debug Access Port operation after Sleep modes.
		■ Clarified wording on Flash memory access errors.
		■ Added section on Flash interrupts.

■ Changed the reset value of the ADC Sample Sequence Result FIFO n (ADCSSFIFOn) registers to be indeterminate.

■ Clarified operation of SSI transmit FIFO.

■ Made these changes to the Operating Characteristics chapter:

– Added storage temperature ratings to "Temperature Characteristics" table

– Added "ESD Absolute Maximum Ratings" table

■ Made these changes to the Electrical Characteristics chapter:

– In "Flash Memory Characteristics" table, corrected Mass erase time

– Added sleep and deep-sleep wake-up times ("Sleep Modes AC Characteristics" table)

– In "Reset Characteristics" table, corrected units for supply voltage (VDD) rise time

June 23, 2010

19

Texas Instruments-Production Data

Revision History

Table 1. Revision History (continued)

Date	Revision	Description
October 2009	6462	■ Deleted MAXADCSPD bit field from DCGC0 register as it is not applicable in Deep-Sleep mode.
		■ Removed erroneous reference to the WRC bit in the Hibernation chapter.
		■ Deletedresetvaluefor16-bitmodefrom GPTMTAILR, GPTMTAMATCHR,and GPTMTAR registers
		because the module resets in 32-bit mode.
		■ Clarified PWM source for ADC triggering.
		■ Made these changes to the Electrical Characteristics chapter:
		– Removed VSIH and VSIL parameters from Operating Conditions table.
		– Added table showing actual PLL frequency depending on input crystal.
		– Changed the name of the tHIB_REG_WRITE parameter to tHIB_REG_ACCESS.
		– Revised ADC electrical specifications to clarify, including reorganizing and adding new data.
		– Changed SSI set up and hold times to be expressed in system clocks, not ns.
July 2009	5920	Corrected ordering numbers.
July 2009	5902	■ Clarified Power-on reset and		pin operation; added new diagrams.
			RST

■ Corrected the reset value of the Hibernation Data (HIBDATA) and Hibernation Control (HIBCTL)

registers.

■ Clarified explanation of nonvolatile register programming in Internal Memory chapter.

■ AddedexplanationofresetvaluetoFMPRE0/1/2/3,FMPPE0/1/2/3,USER_DBG,andUSER_REG0/1

registers.

■ Changed buffer type for WAKE pin to TTL and HIB pin to OD.

■ In ADC characteristics table, changed Max value for GAIN parameter from ±1 to ±3 and added EIR (Internal voltage reference error) parameter.

■ Additional minor data sheet clarifications and corrections.

April 2009

5367

■ Added JTAG/SWD clarification (see “Communication with JTAG/SWD” on page 59).

■Added clarification that the PLL operates at 400 MHz, but is divided by two prior to the application of the output divisor.

■Added "GPIO Module DC Characteristics" table (see Table 21-4 on page 502).

■Additional minor data sheet clarifications and corrections.

January 2009

4660

■ Corrected bit type for RELOAD bit field in SysTick Reload Value register; changed to R/W.

■Clarification added as to what happens when the SSI in slave mode is required to transmit but there is no data in the TX FIFO.

■Additional minor data sheet clarifications and corrections.

November 2008

4283

■ Revised High-Level Block Diagram.

■Additional minor data sheet clarifications and corrections were made.

20	June 23, 2010

Texas Instruments-Production Data

Stellaris® LM3S1435 Microcontroller

Table 1. Revision History (continued)

Date	Revision	Description
October 2008	4149	■ Corrected values for DSOSCSRC bit field in Deep Sleep Clock Configuration (DSLPCLKCFG)
		register.
		■ The FMA value for the FMPRE3 register was incorrect in the Flash Resident Registers table in the
		Internal Memory chapter. The correct value is 0x0000.0006.
		■ Incorrect Comparator Operating Modes tables were removed from the Analog Comparators chapter.

August 2008

3447

■ Added note on clearing interrupts to Interrupts chapter.

■Added Power Architecture diagram to System Control chapter.

■Additional minor data sheet clarifications and corrections.

July 2008	3108	■ Additional minor data sheet clarifications and corrections.
May 2008	2972	■ The 108-Ball BGA pin diagram and pin tables had an error. The following signals were erroneously
		indicated as available and have now been changed to a No Connect (NC):
		– Ball C1: Changed PE7 to NC
		– Ball C2: Changed PE6 to NC
		■ As noted in the PCN, the option to provide VDD25 power from external sources was removed. Use
		the LDO output as the source of VDD25 input.
		■ Additional minor data sheet clarifications and corrections.
April 2008	2881	■ The ΘJA value was changed from 55.3 to 34 in the "Thermal Characteristics" table in the Operating

Characteristics chapter.

■ Bit 31 of the DC3 register was incorrectly described in prior versions of the data sheet. A reset of 1 indicates that an even CCP pin is present and can be used as a 32-KHz input clock.

■ Values for IDD_HIBERNATE were added to the "Detailed Power Specifications" table in the "Electrical Characteristics" chapter.

■ The "Hibernation Module DC Electricals"table was added to the "Electrical Characteristics"chapter.

■ The TVDDRISE parameter in the "Reset Characteristics" table in the "Electrical Characteristics" chapter was changed from a max of 100 to 250.

■ The maximum value on Core supply voltage (VDD25) in the "Maximum Ratings" table in the "Electrical

Characteristics" chapter was changed from 4 to 3.

■ The operational frequency of the internal 30-kHz oscillator clock source is 30 kHz ± 50% (prior data sheets incorrectly noted it as 30 kHz ± 30%).

■ A value of 0x3 in bits 5:4 of the MISC register (OSCSRC) indicates the 30-KHz internal oscillator is the input source for the oscillator. Prior data sheets incorrectly noted 0x3 as a reserved value.

■ The reset for bits 6:4 of the RCC2 register (OSCSRC2) is 0x1 (IOSC). Prior data sheets incorrectly noted the reset was 0x0 (MOSC).

■ Two figures on clock source were added to the "Hibernation Module":

– Clock Source Using Crystal

– Clock Source Using Dedicated Oscillator

■ The following notes on battery management were added to the "Hibernation Module" chapter:

June 23, 2010

21

Texas Instruments-Production Data

Revision History

Table 1. Revision History (continued)

Date	Revision Description

–Battery voltage is not measured while in Hibernate mode.

–System level factors may affect the accuracy of the low battery detect circuit. The designer should consider battery type, discharge characteristics, and a test load during battery voltage measurements.

■A note on high-current applications was added to the GPIO chapter:

For special high-current applications, the GPIO output buffers may be used with the following restrictions. With the GPIO pins configured as 8-mA output drivers, a total of four GPIO outputs may be used to sink current loads up to 18 mA each. At 18-mA sink current loading, the VOL value is specified as 1.2 V. The high-current GPIO package pins must be selected such that there are only a maximum of two per side of the physical package or BGA pin group with the total number of high-current GPIO outputs not exceeding four for the entire package.

■A note on Schmitt inputs was added to the GPIO chapter: Pins configured as digital inputs are Schmitt-triggered.

■The Buffer type on the WAKE pin changed from OD to - in the Signal Tables.

■The "Differential Sampling Range" figures in the ADC chapter were clarified.

■Thelastrevisionofthedatasheet(revision2550)introducedtwoerrorsthathavenowbeencorrected:

–The LQFP pin diagrams and pin tables were missing the comparator positive and negative input pins.

–The base address was listed incorrectly in the FMPRE0 and FMPPE0 register bit diagrams.

■Additional minor data sheet clarifications and corrections.

March 2008

2550

Started tracking revision history.

22	June 23, 2010

Texas Instruments-Production Data

Stellaris® LM3S1435 Microcontroller

About This Document

This data sheet provides reference information for the LM3S1435 microcontroller, describing the functional blocks of the system-on-chip (SoC) device designed around the ARM® Cortex™-M3 core.

Audience

This manual is intended for system software developers, hardware designers, and application developers.

About This Manual

This document is organized into sections that correspond to each major feature.

Related Documents

The following related documents are available on the documentation CD or from the Stellaris® web site at www.ti.com/stellaris:

■ARM® CoreSight Technical Reference Manual

■ARM® Cortex™-M3 Errata

■ARM® Cortex™-M3 Technical Reference Manual

■ARM® v7-M Architecture Application Level Reference Manual

■Stellaris® Graphics Library User's Guide

■Stellaris® Peripheral Driver Library User's Guide

■Stellaris® Errata

The following related documents are also referenced:

■ IEEE Standard 1149.1-Test Access Port and Boundary-Scan Architecture

This documentation list was current as of publication date. Please check the web site for additional documentation, including application notes and white papers.

June 23, 2010

23

Texas Instruments-Production Data

About This Document

Documentation Conventions

This document uses the conventions shown in Table 2 on page 24.

Table 2. Documentation Conventions

Notation Meaning

General Register Notation

REGISTER	APB registers are indicated in uppercase bold. For example, PBORCTL is the Power-On and
	Brown-Out Reset Control register. If a register name contains a lowercase n, it represents more
	than one register. For example, SRCRn represents any (or all) of the three Software Reset Control
	registers: SRCR0, SRCR1 , and SRCR2.
bit	A single bit in a register.
bit field	Two or more consecutive and related bits.
offset 0xnnn	A hexadecimal increment to a register's address, relative to that module's base address as specified
	in “Memory Map” on page 48.
Register N	Registers are numbered consecutively throughout the document to aid in referencing them. The
	register number has no meaning to software.
reserved	Register bits marked reserved are reserved for future use. In most cases, reserved bits are set to
	0; however, user software should not rely on the value of a reserved bit. To provide software
	compatibility with future products, the value of a reserved bit should be preserved across a
	read-modify-write operation.
yy:xx	The range of register bits inclusive from xx to yy. For example, 31:15 means bits 15 through 31 in
	that register.
Register Bit/Field	This value in the register bit diagram indicates whether software running on the controller can
Types	change the value of the bit field.
RC	Software can read this field. The bit or field is cleared by hardware after reading the bit/field.
RO	Software can read this field. Always write the chip reset value.
R/W	Software can read or write this field.
R/W1C	Software can read or write this field. A write of a 0 to a W1C bit does not affect the bit value in the
	register. A write of a 1 clears the value of the bit in the register; the remaining bits remain unchanged.
	This register type is primarily used for clearing interrupt status bits where the read operation
	provides the interrupt status and the write of the read value clears only the interrupts being reported
	at the time the register was read.
R/W1S	Software can read or write a 1 to this field. A write of a 0 to a R/W1S bit does not affect the bit
	value in the register.
W1C	Software can write this field. A write of a 0 to a W1C bit does not affect the bit value in the register.
	A write of a 1 clears the value of the bit in the register; the remaining bits remain unchanged. A
	read of the register returns no meaningful data.
	This register is typically used to clear the corresponding bit in an interrupt register.
WO	Only a write by software is valid; a read of the register returns no meaningful data.
Register Bit/Field	This value in the register bit diagram shows the bit/field value after any reset, unless noted.
Reset Value
0	Bit cleared to 0 on chip reset.
1	Bit set to 1 on chip reset.
-	Nondeterministic.
Pin/Signal Notation
[ ]	Pin alternate function; a pin defaults to the signal without the brackets.
pin	Refers to the physical connection on the package.
signal	Refers to the electrical signal encoding of a pin.

24 June 23, 2010

Texas Instruments-Production Data

Stellaris® LM3S1435 Microcontroller

Table 2. Documentation Conventions (continued)

Notation		Meaning
assert a signal		Change the value of the signal from the logically False state to the logically True state. For active
		High signals, the asserted signal value is 1 (High); for active Low signals, the asserted signal value
		is 0 (Low). The active polarity (High or Low) is defined by the signal name (see SIGNAL and
							SIGNAL
		below).
deassert a signal		Change the value of the signal from the logically True state to the logically False state.
		Signal names are in uppercase and in the Courier font. An overbar on a signal name indicates that
SIGNAL
		it is active Low. To assert		is to drive it Low; to deassert		is to drive it High.
			SIGNAL		SIGNAL
SIGNAL		Signal names are in uppercase and in the Courier font. An active High signal has no overbar. To
		assert SIGNAL is to drive it High; to deassert SIGNAL is to drive it Low.

Numbers

XAn uppercase X indicates any of several values is allowed, where X can be any legal pattern. For example, a binary value of 0X00 can be either 0100 or 0000, a hex value of 0xX is 0x0 or 0x1, and so on.

0x	Hexadecimal numbers have a prefix of 0x. For example, 0x00FF is the hexadecimal number FF.
	All other numbers within register tables are assumed to be binary. Within conceptual information,
	binary numbers are indicated with a b suffix, for example, 1011b, and decimal numbers are written
	without a prefix or suffix.

June 23, 2010

25

Texas Instruments-Production Data

Architectural Overview

1Architectural Overview

The Stellaris® family of microcontrollers—the first ARM® Cortex™-M3 based controllers—brings high-performance 32-bit computing to cost-sensitive embedded microcontroller applications. These pioneering parts deliver customers 32-bit performance at a cost equivalent to legacy 8- and 16-bit devices, all in a package with a small footprint.

The Stellaris® family offers efficient performance and extensive integration, favorably positioning the device into cost-conscious applications requiring significant control-processing and connectivity capabilities. The Stellaris® LM3S1000 series extends the Stellaris® family with larger on-chip memories, enhanced power management, and expanded I/O and control capabilities.

The LM3S1435 microcontroller is targeted for industrial applications, including remote monitoring, electronic point-of-sale machines, test and measurement equipment, network appliances and switches, factory automation, HVAC and building control, gaming equipment, motion control, medical instrumentation, and fire and security.

For applications requiring extreme conservation of power, the LM3S1435 microcontroller features a battery-backed Hibernation module to efficiently power down the LM3S1435 to a low-power state during extended periods of inactivity. With a power-up/power-down sequencer, a continuous time counter (RTC), a pair of match registers, an APB interface to the system bus, and dedicated non-volatile memory, the Hibernation module positions the LM3S1435 microcontroller perfectly for battery applications.

In addition, the LM3S1435 microcontroller offers the advantages of ARM's widely available development tools,System-on-Chip(SoC) infrastructureIPapplications,and a large user community. Additionally, the microcontroller uses ARM's Thumb®-compatible Thumb-2 instruction set to reduce memory requirements and, thereby, cost. Finally, the LM3S1435 microcontroller is code-compatible to all members of the extensive Stellaris® family; providing flexibility to fit our customers' precise needs.

Texas Instruments offers a complete solution to get to market quickly, with evaluation and development boards, white papers and application notes, an easy-to-use peripheral driver library, and a strong support, sales, and distributor network. See “Ordering and Contact

Information” on page 537 for ordering information for Stellaris® family devices.

1.1Product Features

The LM3S1435 microcontroller includes the following product features:

■32-Bit RISC Performance

–32-bit ARM® Cortex™-M3 v7M architecture optimized for small-footprint embedded applications

–System timer (SysTick), providing a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism

–Thumb®-compatible Thumb-2-only instruction set processor core for high code density

–50-MHz operation

–Hardware-division and single-cycle-multiplication

26	June 23, 2010

Texas Instruments-Production Data

Stellaris® LM3S1435 Microcontroller

–Integrated Nested Vectored Interrupt Controller (NVIC) providing deterministic interrupt handling

–29 interrupts with eight priority levels

–Memory protection unit (MPU), providing a privileged mode for protected operating system functionality

–Unaligned data access, enabling data to be efficiently packed into memory

–Atomic bit manipulation (bit-banding), delivering maximum memory utilization and streamlined peripheral control

■ARM® Cortex™-M3 Processor Core

–Compact core.

–Thumb-2 instruction set, delivering the high-performance expected of an ARM core in the memory size usually associated with 8- and 16-bit devices; typically in the range of a few kilobytes of memory for microcontroller class applications.

–Rapid application execution through Harvard architecture characterized by separate buses for instruction and data.

–Exceptionalinterrupthandling,byimplementingtheregistermanipulationsrequiredforhandling an interrupt in hardware.

–Deterministic, fast interrupt processing: always 12 cycles, or just 6 cycles with tail-chaining

–Memory protection unit (MPU) to provide a privileged mode of operation for complex applications.

–Migration from the ARM7™ processor family for better performance and power efficiency.

–Full-featured debug solution

•Serial Wire JTAG Debug Port (SWJ-DP)

•Flash Patch and Breakpoint (FPB) unit for implementing breakpoints

•Data Watchpoint and Trigger (DWT) unit for implementing watchpoints, trigger resources, and system profiling

•Instrumentation Trace Macrocell (ITM) for support of printf style debugging

•Trace Port Interface Unit (TPIU) for bridging to a Trace Port Analyzer

–Optimized for single-cycle flash usage

–Three sleep modes with clock gating for low power

–Single-cycle multiply instruction and hardware divide

–Atomic operations

–ARM Thumb2 mixed 16-/32-bit instruction set

June 23, 2010

27

Texas Instruments-Production Data

Architectural Overview

–1.25 DMIPS/MHz

■JTAG

–IEEE 1149.1-1990 compatible Test Access Port (TAP) controller

–Four-bit Instruction Register (IR) chain for storing JTAG instructions

–IEEE standard instructions: BYPASS, IDCODE, SAMPLE/PRELOAD, EXTEST and INTEST

–ARM additional instructions: APACC, DPACC and ABORT

–Integrated ARM Serial Wire Debug (SWD)

■Hibernation

–System power control using discrete external regulator

–Dedicated pin for waking from an external signal

–Low-battery detection, signaling, and interrupt generation

–32-bit real-time clock (RTC)

–Two 32-bit RTC match registers for timed wake-up and interrupt generation

–Clock source from a 32.768-kHz external oscillator or a 4.194304-MHz crystal

–RTC predivider trim for making fine adjustments to the clock rate

–64 32-bit words of non-volatile memory

–Programmable interrupts for RTC match, external wake, and low battery events

■Internal Memory

–96 KB single-cycle flash

•User-managed flash block protection on a 2-KB block basis

•User-managed flash data programming

•User-defined and managed flash-protection block

–32 KB single-cycle SRAM

■GPIOs

–21-46 GPIOs, depending on configuration

–5-V-tolerant input/outputs

–Programmable control for GPIO interrupts

•Interrupt generation masking

•Edge-triggered on rising, falling, or both

28	June 23, 2010

Texas Instruments-Production Data

Stellaris® LM3S1435 Microcontroller

•Level-sensitive on High or Low values

–Bit masking in both read and write operations through address lines

–Can initiate an ADC sample sequence

–Pins configured as digital inputs are Schmitt-triggered.

–Programmable control for GPIO pad configuration

•Weak pull-up or pull-down resistors

•2-mA, 4-mA, and 8-mA pad drive for digital communication; up to four pads can be configured with an 18-mA pad drive for high-current applications

•Slew rate control for the 8-mA drive

•Open drain enables

•Digital input enables

■General-Purpose Timers

–Three General-Purpose Timer Modules (GPTM), each of which provides two 16-bit timers/counters. Each GPTM can be configured to operate independently:

•As a single 32-bit timer

•As one 32-bit Real-Time Clock (RTC) to event capture

•For Pulse Width Modulation (PWM)

•To trigger analog-to-digital conversions

–32-bit Timer modes

•Programmable one-shot timer

•Programmable periodic timer

•Real-Time Clock when using an external 32.768-KHz clock as the input

•User-enabled stalling when the controller asserts CPU Halt flag during debug

•ADC event trigger

–16-bit Timer modes

•General-purpose timer function with an 8-bit prescaler (for one-shot and periodic modes only)

•Programmable one-shot timer

•Programmable periodic timer

•User-enabled stalling when the controller asserts CPU Halt flag during debug

June 23, 2010

29

Texas Instruments-Production Data

Architectural Overview

•ADC event trigger

–16-bit Input Capture modes

•Input edge count capture

•Input edge time capture

–16-bit PWM mode

•Simple PWM mode with software-programmable output inversion of the PWM signal

■ARM FiRM-compliant Watchdog Timer

–32-bit down counter with a programmable load register

–Separate watchdog clock with an enable

–Programmable interrupt generation logic with interrupt masking

–Lock register protection from runaway software

–Reset generation logic with an enable/disable

–User-enabled stalling when the controller asserts the CPU Halt flag during debug

■ADC

–Two analog input channels

–Single-ended and differential-input configurations

–On-chip internal temperature sensor

–Sample rate of 500 thousand samples/second

–Flexible, configurable analog-to-digital conversion

–Four programmable sample conversion sequences from one to eight entries long, with corresponding conversion result FIFOs

–Flexible trigger control

•Controller (software)

•Timers

•Analog Comparators

•PWM

•GPIO

–Hardware averaging of up to 64 samples for improved accuracy

–Converter uses an internal 3-V reference

30	June 23, 2010

Texas Instruments-Production Data