TEXAS INSTRUMENTS-PRODUCTION DATA
DATA SHEET
DS-LM3S1110-7787 |
Copyright © 2007-2010 Texas Instruments |
|
Incorporated |
Copyright
Copyright © 2007-2010 Texas Instruments Incorporated All rights reserved. Stellaris and StellarisWare are registered trademarks of Texas Instruments Incorporated. ARM and Thumb are registered trademarks and Cortex is a trademark of ARM Limited. Other names and brands may be claimed as the property of others.
PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.
Pleasebe awarethatan importantnoticeconcerningavailability, standardwarranty, and use in criticalapplicationsof TexasInstrumentssemiconductor products and disclaimers thereto appears at the end of this data sheet.
Texas Instruments Incorporated
108 Wild Basin, Suite 350 Austin, TX 78746
http://www.ti.com/stellaris http://www-k.ext.ti.com/sc/technical-support/product-information-centers.htm
2 |
September 04, 2010 |
Texas Instruments-Production Data
Stellaris® LM3S1110 Microcontroller
Table of Contents |
|
|
Revision History ............................................................................................................................. |
19 |
|
About This Document .................................................................................................................... |
23 |
|
Audience .............................................................................................................................................. |
|
23 |
About This Manual ................................................................................................................................ |
23 |
|
Related Documents ............................................................................................................................... |
23 |
|
Documentation Conventions .................................................................................................................. |
24 |
|
1 |
Architectural Overview .......................................................................................... |
26 |
1.1 |
Product Features .......................................................................................................... |
26 |
1.2 |
Target Applications ........................................................................................................ |
32 |
1.3 |
High-Level Block Diagram ............................................................................................. |
32 |
1.4 |
Functional Overview ...................................................................................................... |
34 |
1.4.1 |
ARM Cortex™-M3 ......................................................................................................... |
34 |
1.4.2 |
Motor Control Peripherals .............................................................................................. |
35 |
1.4.3 |
Analog Peripherals ........................................................................................................ |
35 |
1.4.4 |
Serial Communications Peripherals ................................................................................ |
35 |
1.4.5 |
System Peripherals ....................................................................................................... |
36 |
1.4.6 |
Memory Peripherals ...................................................................................................... |
37 |
1.4.7 |
Additional Features ....................................................................................................... |
37 |
1.4.8 |
Hardware Details .......................................................................................................... |
38 |
2 |
The Cortex-M3 Processor ...................................................................................... |
39 |
2.1 |
Block Diagram .............................................................................................................. |
40 |
2.2 |
Overview ...................................................................................................................... |
41 |
2.2.1 |
System-Level Interface .................................................................................................. |
41 |
2.2.2 |
Integrated Configurable Debug ...................................................................................... |
41 |
2.2.3 |
Trace Port Interface Unit (TPIU) ..................................................................................... |
42 |
2.2.4 |
Cortex-M3 System Component Details ........................................................................... |
42 |
2.3 |
Programming Model ...................................................................................................... |
43 |
2.3.1 |
Processor Mode and Privilege Levels for Software Execution ........................................... |
43 |
2.3.2 |
Stacks .......................................................................................................................... |
43 |
2.3.3 |
Register Map ................................................................................................................ |
44 |
2.3.4 |
Register Descriptions .................................................................................................... |
45 |
2.3.5 |
Exceptions and Interrupts .............................................................................................. |
58 |
2.3.6 |
Data Types ................................................................................................................... |
58 |
2.4 |
Memory Model .............................................................................................................. |
58 |
2.4.1 |
Memory Regions, Types and Attributes ........................................................................... |
59 |
2.4.2 |
Memory System Ordering of Memory Accesses .............................................................. |
60 |
2.4.3 |
Behavior of Memory Accesses ....................................................................................... |
60 |
2.4.4 |
Software Ordering of Memory Accesses ......................................................................... |
61 |
2.4.5 |
Bit-Banding ................................................................................................................... |
62 |
2.4.6 |
Data Storage ................................................................................................................ |
64 |
2.4.7 |
Synchronization Primitives ............................................................................................. |
65 |
2.5 |
Exception Model ........................................................................................................... |
66 |
2.5.1 |
Exception States ........................................................................................................... |
66 |
2.5.2 |
Exception Types ............................................................................................................ |
67 |
2.5.3 |
Exception Handlers ....................................................................................................... |
70 |
September 04, 2010 |
3 |
Texas Instruments-Production Data
Table of Contents
2.5.4 |
Vector Table .................................................................................................................. |
70 |
2.5.5 |
Exception Priorities ....................................................................................................... |
71 |
2.5.6 |
Interrupt Priority Grouping .............................................................................................. |
71 |
2.5.7 |
Exception Entry and Return ........................................................................................... |
71 |
2.6 |
Fault Handling .............................................................................................................. |
74 |
2.6.1 |
Fault Types ................................................................................................................... |
74 |
2.6.2 |
Fault Escalation and Hard Faults .................................................................................... |
75 |
2.6.3 |
Fault Status Registers and Fault Address Registers ........................................................ |
75 |
2.6.4 |
Lockup ......................................................................................................................... |
76 |
2.7 |
Power Management ...................................................................................................... |
76 |
2.7.1 |
Entering Sleep Modes ................................................................................................... |
76 |
2.7.2 |
Wake Up from Sleep Mode ............................................................................................ |
77 |
2.8 |
Instruction Set Summary ............................................................................................... |
77 |
3 |
Cortex-M3 Peripherals ........................................................................................... |
81 |
3.1 |
Functional Description ................................................................................................... |
81 |
3.1.1 |
System Timer (SysTick) ................................................................................................. |
81 |
3.1.2 |
Nested Vectored Interrupt Controller (NVIC) .................................................................... |
82 |
3.1.3 |
System Control Block (SCB) .......................................................................................... |
84 |
3.1.4 |
Memory Protection Unit (MPU) ....................................................................................... |
84 |
3.2 |
Register Map ................................................................................................................ |
89 |
3.3 |
System Timer (SysTick) Register Descriptions ................................................................ |
91 |
3.4 |
NVIC Register Descriptions ........................................................................................... |
95 |
3.5 |
System Control Block (SCB) Register Descriptions ........................................................ |
108 |
3.6 |
Memory Protection Unit (MPU) Register Descriptions .................................................... |
137 |
4 |
JTAG Interface ...................................................................................................... |
147 |
4.1 |
Block Diagram ............................................................................................................ |
148 |
4.2 |
Functional Description ................................................................................................. |
148 |
4.2.1 |
JTAG Interface Pins ..................................................................................................... |
148 |
4.2.2 |
JTAG TAP Controller ................................................................................................... |
150 |
4.2.3 |
Shift Registers ............................................................................................................ |
151 |
4.2.4 |
Operational Considerations .......................................................................................... |
151 |
4.3 |
Initialization and Configuration ..................................................................................... |
154 |
4.4 |
Register Descriptions .................................................................................................. |
154 |
4.4.1 |
Instruction Register (IR) ............................................................................................... |
154 |
4.4.2 |
Data Registers ............................................................................................................ |
156 |
5 |
System Control ..................................................................................................... |
159 |
5.1 |
Functional Description ................................................................................................. |
159 |
5.1.1 |
Device Identification .................................................................................................... |
159 |
5.1.2 |
Reset Control .............................................................................................................. |
159 |
5.1.3 |
Power Control ............................................................................................................. |
162 |
5.1.4 |
Clock Control .............................................................................................................. |
163 |
5.1.5 |
System Control ........................................................................................................... |
169 |
5.2 |
Initialization and Configuration ..................................................................................... |
170 |
5.3 |
Register Map .............................................................................................................. |
170 |
5.4 |
Register Descriptions .................................................................................................. |
172 |
6 |
Hibernation Module .............................................................................................. |
217 |
6.1 |
Block Diagram ............................................................................................................ |
218 |
4 |
September 04, 2010 |
Texas Instruments-Production Data
|
|
Stellaris® LM3S1110 Microcontroller |
6.2 |
Functional Description ................................................................................................. |
218 |
6.2.1 |
Register Access Timing ............................................................................................... |
218 |
6.2.2 |
Clock Source .............................................................................................................. |
219 |
6.2.3 |
Battery Management ................................................................................................... |
220 |
6.2.4 |
Real-Time Clock .......................................................................................................... |
221 |
6.2.5 |
Non-Volatile Memory ................................................................................................... |
221 |
6.2.6 |
Power Control ............................................................................................................. |
221 |
6.2.7 |
Initiating Hibernate ...................................................................................................... |
222 |
6.2.8 |
Interrupts and Status ................................................................................................... |
222 |
6.3 |
Initialization and Configuration ..................................................................................... |
222 |
6.3.1 |
Initialization ................................................................................................................. |
223 |
6.3.2 |
RTC Match Functionality (No Hibernation) .................................................................... |
223 |
6.3.3 |
RTC Match/Wake-Up from Hibernation ......................................................................... |
223 |
6.3.4 |
External Wake-Up from Hibernation .............................................................................. |
223 |
6.3.5 |
RTC/External Wake-Up from Hibernation ...................................................................... |
224 |
6.4 |
Register Map .............................................................................................................. |
224 |
6.5 |
Register Descriptions .................................................................................................. |
224 |
7 |
Internal Memory ................................................................................................... |
237 |
7.1 |
Block Diagram ............................................................................................................ |
237 |
7.2 |
Functional Description ................................................................................................. |
237 |
7.2.1 |
SRAM Memory ............................................................................................................ |
237 |
7.2.2 |
Flash Memory ............................................................................................................. |
238 |
7.3 |
Flash Memory Initialization and Configuration ............................................................... |
239 |
7.3.1 |
Flash Programming ..................................................................................................... |
239 |
7.3.2 |
Nonvolatile Register Programming ............................................................................... |
240 |
7.4 |
Register Map .............................................................................................................. |
241 |
7.5 |
Flash Register Descriptions (Flash Control Offset) ......................................................... |
242 |
7.6 |
Flash Register Descriptions (System Control Offset) ...................................................... |
250 |
8 |
General-Purpose Input/Outputs (GPIOs) ........................................................... |
263 |
8.1 |
Functional Description ................................................................................................. |
263 |
8.1.1 |
Data Control ............................................................................................................... |
264 |
8.1.2 |
Interrupt Control .......................................................................................................... |
265 |
8.1.3 |
Mode Control .............................................................................................................. |
266 |
8.1.4 |
Commit Control ........................................................................................................... |
266 |
8.1.5 |
Pad Control ................................................................................................................. |
266 |
8.1.6 |
Identification ............................................................................................................... |
266 |
8.2 |
Initialization and Configuration ..................................................................................... |
266 |
8.3 |
Register Map .............................................................................................................. |
267 |
8.4 |
Register Descriptions .................................................................................................. |
269 |
9 |
General-Purpose Timers ...................................................................................... |
304 |
9.1 |
Block Diagram ............................................................................................................ |
304 |
9.2 |
Functional Description ................................................................................................. |
305 |
9.2.1 |
GPTM Reset Conditions .............................................................................................. |
306 |
9.2.2 |
32-Bit Timer Operating Modes ...................................................................................... |
306 |
9.2.3 |
16-Bit Timer Operating Modes ...................................................................................... |
307 |
9.3 |
Initialization and Configuration ..................................................................................... |
311 |
9.3.1 |
32-Bit One-Shot/Periodic Timer Mode ........................................................................... |
311 |
9.3.2 |
32-Bit Real-Time Clock (RTC) Mode ............................................................................. |
312 |
September 04, 2010 |
5 |
Texas Instruments-Production Data
Table of Contents
9.3.3 |
16-Bit One-Shot/Periodic Timer Mode ........................................................................... |
312 |
9.3.4 |
16-Bit Input Edge Count Mode ..................................................................................... |
313 |
9.3.5 |
16-Bit Input Edge Timing Mode .................................................................................... |
313 |
9.3.6 |
16-Bit PWM Mode ....................................................................................................... |
314 |
9.4 |
Register Map .............................................................................................................. |
314 |
9.5 |
Register Descriptions .................................................................................................. |
315 |
10 |
Watchdog Timer ................................................................................................... |
340 |
10.1 |
Block Diagram ............................................................................................................ |
341 |
10.2 |
Functional Description ................................................................................................. |
341 |
10.3 |
Initialization and Configuration ..................................................................................... |
342 |
10.4 |
Register Map .............................................................................................................. |
342 |
10.5 |
Register Descriptions .................................................................................................. |
343 |
11 |
Universal Asynchronous Receivers/Transmitters (UARTs) ............................. |
364 |
11.1 |
Block Diagram ............................................................................................................ |
365 |
11.2 |
Functional Description ................................................................................................. |
365 |
11.2.1 |
Transmit/Receive Logic ............................................................................................... |
365 |
11.2.2 |
Baud-Rate Generation ................................................................................................. |
366 |
11.2.3 |
Data Transmission ...................................................................................................... |
367 |
11.2.4 |
Serial IR (SIR) ............................................................................................................. |
367 |
11.2.5 |
FIFO Operation ........................................................................................................... |
368 |
11.2.6 |
Interrupts .................................................................................................................... |
368 |
11.2.7 |
Loopback Operation .................................................................................................... |
369 |
11.2.8 |
IrDA SIR block ............................................................................................................ |
369 |
11.3 |
Initialization and Configuration ..................................................................................... |
369 |
11.4 |
Register Map .............................................................................................................. |
370 |
11.5 |
Register Descriptions .................................................................................................. |
371 |
12 |
Synchronous Serial Interface (SSI) .................................................................... |
405 |
12.1 |
Block Diagram ............................................................................................................ |
405 |
12.2 |
Functional Description ................................................................................................. |
405 |
12.2.1 |
Bit Rate Generation ..................................................................................................... |
406 |
12.2.2 |
FIFO Operation ........................................................................................................... |
406 |
12.2.3 |
Interrupts .................................................................................................................... |
406 |
12.2.4 |
Frame Formats ........................................................................................................... |
407 |
12.3 |
Initialization and Configuration ..................................................................................... |
414 |
12.4 |
Register Map .............................................................................................................. |
415 |
12.5 |
Register Descriptions .................................................................................................. |
416 |
13 |
Analog Comparators ............................................................................................ |
442 |
13.1 |
Block Diagram ............................................................................................................ |
442 |
13.2 |
Functional Description ................................................................................................. |
443 |
13.2.1 |
Internal Reference Programming .................................................................................. |
443 |
13.3 |
Initialization and Configuration ..................................................................................... |
444 |
13.4 |
Register Map .............................................................................................................. |
445 |
13.5 |
Register Descriptions .................................................................................................. |
445 |
14 |
Pin Diagram .......................................................................................................... |
453 |
15 |
Signal Tables ........................................................................................................ |
455 |
15.1 |
100-Pin LQFP Package Pin Tables ............................................................................... |
455 |
15.2 |
108-Pin BGA Package Pin Tables ................................................................................ |
466 |
6 |
|
September 04, 2010 |
Texas Instruments-Production Data
Stellaris® LM3S1110 Microcontroller
15.3 |
Connections for Unused Signals ................................................................................... |
477 |
16 |
Operating Characteristics ................................................................................... |
479 |
17 |
Electrical Characteristics .................................................................................... |
480 |
17.1 |
DC Characteristics ...................................................................................................... |
480 |
17.1.1 |
Maximum Ratings ....................................................................................................... |
480 |
17.1.2 |
Recommended DC Operating Conditions ...................................................................... |
480 |
17.1.3 |
On-Chip Low Drop-Out (LDO) Regulator Characteristics ................................................ |
481 |
17.1.4 |
GPIO Module Characteristics ....................................................................................... |
481 |
17.1.5 |
Power Specifications ................................................................................................... |
481 |
17.1.6 |
Flash Memory Characteristics ...................................................................................... |
483 |
17.1.7 |
Hibernation ................................................................................................................. |
483 |
17.2 |
AC Characteristics ....................................................................................................... |
483 |
17.2.1 |
Load Conditions .......................................................................................................... |
483 |
17.2.2 |
Clocks ........................................................................................................................ |
484 |
17.2.3 |
JTAG and Boundary Scan ............................................................................................ |
485 |
17.2.4 |
Reset ......................................................................................................................... |
487 |
17.2.5 |
Sleep Modes ............................................................................................................... |
489 |
17.2.6 |
Hibernation Module ..................................................................................................... |
489 |
17.2.7 |
General-Purpose I/O (GPIO) ........................................................................................ |
489 |
17.2.8 |
Synchronous Serial Interface (SSI) ............................................................................... |
490 |
17.2.9 |
Analog Comparator ..................................................................................................... |
491 |
A |
Serial Flash Loader .............................................................................................. |
493 |
A.1 |
Serial Flash Loader ..................................................................................................... |
493 |
A.2 |
Interfaces ................................................................................................................... |
493 |
A.2.1 |
UART ......................................................................................................................... |
493 |
A.2.2 |
SSI ............................................................................................................................. |
493 |
A.3 |
Packet Handling .......................................................................................................... |
494 |
A.3.1 |
Packet Format ............................................................................................................ |
494 |
A.3.2 |
Sending Packets ......................................................................................................... |
494 |
A.3.3 |
Receiving Packets ....................................................................................................... |
494 |
A.4 |
Commands ................................................................................................................. |
495 |
A.4.1 |
COMMAND_PING (0X20) ............................................................................................ |
495 |
A.4.2 |
COMMAND_GET_STATUS (0x23) ............................................................................... |
495 |
A.4.3 |
COMMAND_DOWNLOAD (0x21) ................................................................................. |
495 |
A.4.4 |
COMMAND_SEND_DATA (0x24) ................................................................................. |
496 |
A.4.5 |
COMMAND_RUN (0x22) ............................................................................................. |
496 |
A.4.6 |
COMMAND_RESET (0x25) ......................................................................................... |
496 |
B |
Register Quick Reference ................................................................................... |
498 |
C |
Ordering and Contact Information ..................................................................... |
514 |
C.1 |
Ordering Information .................................................................................................... |
514 |
C.2 |
Part Markings .............................................................................................................. |
514 |
C.3 |
Kits ............................................................................................................................. |
515 |
C.4 |
Support Information ..................................................................................................... |
515 |
D |
Package Information ............................................................................................ |
516 |
D.1 |
108-Ball BGA Package ................................................................................................ |
516 |
D.1.1 |
Package Dimensions ................................................................................................... |
516 |
D.1.2 |
Tray Dimensions ......................................................................................................... |
518 |
September 04, 2010 |
7 |
Texas Instruments-Production Data
Table of Contents
D.1.3 |
Tape and Reel Dimensions .......................................................................................... |
519 |
D.2 |
100-Pin LQFP Package ............................................................................................... |
520 |
D.2.1 |
Package Dimensions ................................................................................................... |
520 |
D.2.2 |
Tray Dimensions ......................................................................................................... |
522 |
D.2.3 |
Tape and Reel Dimensions .......................................................................................... |
523 |
8 |
September 04, 2010 |
Texas Instruments-Production Data
Stellaris® LM3S1110 Microcontroller
List of Figures |
|
|
Figure 1-1. |
Stellaris® LM3S1110 Microcontroller High-Level Block Diagram ............................. |
33 |
Figure 2-1. |
CPU Block Diagram ............................................................................................. |
41 |
Figure 2-2. |
TPIU Block Diagram ............................................................................................ |
42 |
Figure 2-3. |
Cortex-M3 Register Set ........................................................................................ |
44 |
Figure 2-4. |
Bit-Band Mapping ................................................................................................ |
64 |
Figure 2-5. |
Data Storage ....................................................................................................... |
65 |
Figure 2-6. |
Vector table ......................................................................................................... |
70 |
Figure 2-7. |
Exception Stack Frame ........................................................................................ |
72 |
Figure 3-1. |
SRD Use Example ............................................................................................... |
87 |
Figure 4-1. |
JTAG Module Block Diagram .............................................................................. |
148 |
Figure 4-2. |
Test Access Port State Machine ......................................................................... |
151 |
Figure 4-3. |
IDCODE Register Format ................................................................................... |
157 |
Figure 4-4. |
BYPASS Register Format ................................................................................... |
157 |
Figure 4-5. |
Boundary Scan Register Format ......................................................................... |
158 |
Figure 5-1. |
Basic RST Configuration .................................................................................... |
160 |
Figure 5-2. |
External Circuitry to Extend Power-On Reset ....................................................... |
161 |
Figure 5-3. |
Reset Circuit Controlled by Switch ...................................................................... |
161 |
Figure 5-4. |
Power Architecture ............................................................................................ |
163 |
Figure 5-5. |
Main Clock Tree ................................................................................................ |
166 |
Figure 6-1. |
Hibernation Module Block Diagram ..................................................................... |
218 |
Figure 6-2. |
Clock Source Using Crystal ................................................................................ |
220 |
Figure 6-3. |
Clock Source Using Dedicated Oscillator ............................................................. |
220 |
Figure 7-1. |
Flash Block Diagram .......................................................................................... |
237 |
Figure 8-1. |
GPIO Port Block Diagram ................................................................................... |
264 |
Figure 8-2. |
GPIODATA Write Example ................................................................................. |
265 |
Figure 8-3. |
GPIODATA Read Example ................................................................................. |
265 |
Figure 9-1. |
GPTM Module Block Diagram ............................................................................ |
305 |
Figure 9-2. |
16-Bit Input Edge Count Mode Example .............................................................. |
309 |
Figure 9-3. |
16-Bit Input Edge Time Mode Example ............................................................... |
310 |
Figure 9-4. |
16-Bit PWM Mode Example ................................................................................ |
311 |
Figure 10-1. |
WDT Module Block Diagram .............................................................................. |
341 |
Figure 11-1. |
UART Module Block Diagram ............................................................................. |
365 |
Figure 11-2. |
UART Character Frame ..................................................................................... |
366 |
Figure 11-3. |
IrDA Data Modulation ......................................................................................... |
368 |
Figure 12-1. |
SSI Module Block Diagram ................................................................................. |
405 |
Figure 12-2. |
TI Synchronous Serial Frame Format (Single Transfer) ........................................ |
408 |
Figure 12-3. |
TI Synchronous Serial Frame Format (Continuous Transfer) ................................ |
408 |
Figure 12-4. |
Freescale SPI Format (Single Transfer) with SPO=0 and SPH=0 .......................... |
409 |
Figure 12-5. |
Freescale SPI Format (Continuous Transfer) with SPO=0 and SPH=0 .................. |
409 |
Figure 12-6. |
Freescale SPI Frame Format with SPO=0 and SPH=1 ......................................... |
410 |
Figure 12-7. |
Freescale SPI Frame Format (Single Transfer) with SPO=1 and SPH=0 ............... |
411 |
Figure 12-8. |
Freescale SPI Frame Format (Continuous Transfer) with SPO=1 and SPH=0 ........ |
411 |
Figure 12-9. |
Freescale SPI Frame Format with SPO=1 and SPH=1 ......................................... |
412 |
Figure 12-10. |
MICROWIRE Frame Format (Single Frame) ........................................................ |
413 |
Figure 12-11. |
MICROWIRE Frame Format (Continuous Transfer) ............................................. |
414 |
Figure 12-12. |
MICROWIRE Frame Format, SSIFss Input Setup and Hold Requirements ............ |
414 |
September 04, 2010 |
|
9 |
Texas Instruments-Production Data
Table of Contents
Figure 13-1. |
Analog Comparator Module Block Diagram ......................................................... |
442 |
Figure 13-2. |
Structure of Comparator Unit .............................................................................. |
443 |
Figure 13-3. |
Comparator Internal Reference Structure ............................................................ |
444 |
Figure 14-1. |
100-Pin LQFP Package Pin Diagram .................................................................. |
453 |
Figure 14-2. |
108-Ball BGA Package Pin Diagram (Top View) ................................................... |
454 |
Figure 17-1. |
Load Conditions ................................................................................................ |
484 |
Figure 17-2. |
JTAG Test Clock Input Timing ............................................................................. |
486 |
Figure 17-3. |
JTAG Test Access Port (TAP) Timing .................................................................. |
486 |
Figure 17-4. |
JTAG TRST Timing ............................................................................................ |
487 |
Figure 17-5. |
External Reset Timing (RST) .............................................................................. |
487 |
Figure 17-6. |
Power-On Reset Timing ..................................................................................... |
488 |
Figure 17-7. |
Brown-Out Reset Timing .................................................................................... |
488 |
Figure 17-8. |
Software Reset Timing ....................................................................................... |
488 |
Figure 17-9. |
Watchdog Reset Timing ..................................................................................... |
488 |
Figure 17-10. |
Hibernation Module Timing ................................................................................. |
489 |
Figure 17-11. |
SSI Timing for TI Frame Format (FRF=01), Single Transfer Timing |
|
|
Measurement .................................................................................................... |
490 |
Figure 17-12. |
SSI Timing for MICROWIRE Frame Format (FRF=10), Single Transfer ................. |
491 |
Figure 17-13. |
SSI Timing for SPI Frame Format (FRF=00), with SPH=1 ..................................... |
491 |
Figure D-1. |
108-Ball BGA Package Dimensions .................................................................... |
516 |
Figure D-2. |
108-Ball BGA Tray Dimensions ........................................................................... |
518 |
Figure D-3. |
108-Ball BGA Tape and Reel Dimensions ............................................................ |
519 |
Figure D-4. |
100-Pin LQFP Package Dimensions ................................................................... |
520 |
Figure D-5. |
100-Pin LQFP Tray Dimensions .......................................................................... |
522 |
Figure D-6. |
100-Pin LQFP Tape and Reel Dimensions ........................................................... |
523 |
10 |
September 04, 2010 |
Texas Instruments-Production Data
Stellaris® LM3S1110 Microcontroller
List of Tables |
|
|
Table 1. |
Revision History .................................................................................................. |
19 |
Table 2. |
Documentation Conventions ................................................................................ |
24 |
Table 2-1. |
Summary of Processor Mode, Privilege Level, and Stack Use ................................ |
44 |
Table 2-2. |
Processor Register Map ....................................................................................... |
45 |
Table 2-3. |
PSR Register Combinations ................................................................................. |
50 |
Table 2-4. |
Memory Map ....................................................................................................... |
58 |
Table 2-5. |
Memory Access Behavior ..................................................................................... |
60 |
Table 2-6. |
SRAM Memory Bit-Banding Regions .................................................................... |
62 |
Table 2-7. |
Peripheral Memory Bit-Banding Regions ............................................................... |
62 |
Table 2-8. |
Exception Types .................................................................................................. |
68 |
Table 2-9. |
Interrupts ............................................................................................................ |
69 |
Table 2-10. |
Exception Return Behavior ................................................................................... |
73 |
Table 2-11. |
Faults ................................................................................................................. |
74 |
Table 2-12. |
Fault Status and Fault Address Registers .............................................................. |
75 |
Table 2-13. |
Cortex-M3 Instruction Summary ........................................................................... |
77 |
Table 3-1. |
Core Peripheral Register Regions ......................................................................... |
81 |
Table 3-2. |
Memory Attributes Summary ................................................................................ |
84 |
Table 3-3. |
TEX, S, C, and B Bit Field Encoding ..................................................................... |
87 |
Table 3-4. |
Cache Policy for Memory Attribute Encoding ......................................................... |
88 |
Table 3-5. |
AP Bit Field Encoding .......................................................................................... |
88 |
Table 3-6. |
Memory Region Attributes for Stellaris® Microcontrollers ........................................ |
88 |
Table 3-7. |
Peripherals Register Map ..................................................................................... |
89 |
Table 3-8. |
Interrupt Priority Levels ...................................................................................... |
115 |
Table 3-9. |
Example SIZE Field Values ................................................................................ |
144 |
Table 4-1. |
JTAG Port Pins Reset State ............................................................................... |
149 |
Table 4-2. |
JTAG Instruction Register Commands ................................................................. |
154 |
Table 5-1. |
Clock Source Options ........................................................................................ |
164 |
Table 5-2. |
Possible System Clock Frequencies Using the SYSDIV Field ............................... |
167 |
Table 5-3. |
Examples of Possible System Clock Frequencies Using the SYSDIV2 Field .......... |
167 |
Table 5-4. |
System Control Register Map ............................................................................. |
171 |
Table 5-5. |
RCC2 Fields that Override RCC fields ................................................................. |
185 |
Table 6-1. |
Hibernation Module Register Map ....................................................................... |
224 |
Table 7-1. |
Flash Protection Policy Combinations ................................................................. |
238 |
Table 7-2. |
User-Programmable Flash Memory Resident Registers ....................................... |
240 |
Table 7-3. |
Flash Register Map ............................................................................................ |
241 |
Table 8-1. |
GPIO Pad Configuration Examples ..................................................................... |
267 |
Table 8-2. |
GPIO Interrupt Configuration Example ................................................................ |
267 |
Table 8-3. |
GPIO Register Map ........................................................................................... |
268 |
Table 9-1. |
Available CCP Pins ............................................................................................ |
305 |
Table 9-2. |
16-Bit Timer With Prescaler Configurations ......................................................... |
308 |
Table 9-3. |
Timers Register Map .......................................................................................... |
314 |
Table 10-1. |
Watchdog Timer Register Map ............................................................................ |
342 |
Table 11-1. |
UART Register Map ........................................................................................... |
370 |
Table 12-1. |
SSI Register Map .............................................................................................. |
415 |
Table 13-1. |
Internal Reference Voltage and ACREFCTL Field Values ..................................... |
444 |
Table 13-2. |
Analog Comparators Register Map ..................................................................... |
445 |
September 04, 2010 |
|
11 |
Texas Instruments-Production Data
Table of Contents
Table 15-1. |
Signals by Pin Number ....................................................................................... |
455 |
Table 15-2. |
Signals by Signal Name ..................................................................................... |
459 |
Table 15-3. |
Signals by Function, Except for GPIO ................................................................. |
462 |
Table 15-4. |
GPIO Pins and Alternate Functions ..................................................................... |
465 |
Table 15-5. |
Signals by Pin Number ....................................................................................... |
466 |
Table 15-6. |
Signals by Signal Name ..................................................................................... |
470 |
Table 15-7. |
Signals by Function, Except for GPIO ................................................................. |
473 |
Table 15-8. |
GPIO Pins and Alternate Functions ..................................................................... |
476 |
Table 15-9. |
Connections for Unused Signals (100-pin LQFP) ................................................. |
477 |
Table 15-10. |
Connections for Unused Signals, 108-pin BGA .................................................... |
478 |
Table 16-1. |
Temperature Characteristics ............................................................................... |
479 |
Table 16-2. |
Thermal Characteristics ..................................................................................... |
479 |
Table 16-3. |
ESD Absolute Maximum Ratings ........................................................................ |
479 |
Table 17-1. |
Maximum Ratings .............................................................................................. |
480 |
Table 17-2. |
Recommended DC Operating Conditions ............................................................ |
480 |
Table 17-3. |
LDO Regulator Characteristics ........................................................................... |
481 |
Table 17-4. |
GPIO Module DC Characteristics ........................................................................ |
481 |
Table 17-5. |
Detailed Power Specifications ............................................................................ |
482 |
Table 17-6. |
Flash Memory Characteristics ............................................................................ |
483 |
Table 17-7. |
Hibernation Module DC Characteristics ............................................................... |
483 |
Table 17-8. |
Phase Locked Loop (PLL) Characteristics ........................................................... |
484 |
Table 17-9. |
Actual PLL Frequency ........................................................................................ |
484 |
Table 17-10. |
Clock Characteristics ......................................................................................... |
484 |
Table 17-11. |
Crystal Characteristics ....................................................................................... |
485 |
Table 17-12. |
JTAG Characteristics ......................................................................................... |
485 |
Table 17-13. |
Reset Characteristics ......................................................................................... |
487 |
Table 17-14. |
Sleep Modes AC Characteristics ......................................................................... |
489 |
Table 17-15. |
Hibernation Module AC Characteristics ............................................................... |
489 |
Table 17-16. |
GPIO Characteristics ......................................................................................... |
490 |
Table 17-17. |
SSI Characteristics ............................................................................................ |
490 |
Table 17-18. |
Analog Comparator Characteristics ..................................................................... |
491 |
Table 17-19. |
Analog Comparator Voltage Reference Characteristics ........................................ |
492 |
Table C-1. |
Part Ordering Information ................................................................................... |
514 |
12 |
September 04, 2010 |
Texas Instruments-Production Data
Stellaris® LM3S1110 Microcontroller
List of Registers |
|
|
The Cortex-M3 Processor ............................................................................................................. |
39 |
|
Register 1: |
Cortex General-Purpose Register 0 (R0) ........................................................................... |
46 |
Register 2: |
Cortex General-Purpose Register 1 (R1) ........................................................................... |
46 |
Register 3: |
Cortex General-Purpose Register 2 (R2) ........................................................................... |
46 |
Register 4: |
Cortex General-Purpose Register 3 (R3) ........................................................................... |
46 |
Register 5: |
Cortex General-Purpose Register 4 (R4) ........................................................................... |
46 |
Register 6: |
Cortex General-Purpose Register 5 (R5) ........................................................................... |
46 |
Register 7: |
Cortex General-Purpose Register 6 (R6) ........................................................................... |
46 |
Register 8: |
Cortex General-Purpose Register 7 (R7) ........................................................................... |
46 |
Register 9: |
Cortex General-Purpose Register 8 (R8) ........................................................................... |
46 |
Register 10: |
Cortex General-Purpose Register 9 (R9) ........................................................................... |
46 |
Register 11: |
Cortex General-Purpose Register 10 (R10) ....................................................................... |
46 |
Register 12: |
Cortex General-Purpose Register 11 (R11) ........................................................................ |
46 |
Register 13: |
Cortex General-Purpose Register 12 (R12) ....................................................................... |
46 |
Register 14: |
Stack Pointer (SP) ........................................................................................................... |
47 |
Register 15: |
Link Register (LR) ............................................................................................................ |
48 |
Register 16: |
Program Counter (PC) ..................................................................................................... |
49 |
Register 17: |
Program Status Register (PSR) ........................................................................................ |
50 |
Register 18: |
Priority Mask Register (PRIMASK) .................................................................................... |
54 |
Register 19: |
Fault Mask Register (FAULTMASK) .................................................................................. |
55 |
Register 20: |
Base Priority Mask Register (BASEPRI) ............................................................................ |
56 |
Register 21: |
Control Register (CONTROL) ........................................................................................... |
57 |
Cortex-M3 Peripherals ................................................................................................................... |
81 |
|
Register 1: |
SysTick Control and Status Register (STCTRL), offset 0x010 ............................................. |
92 |
Register 2: |
SysTick Reload Value Register (STRELOAD), offset 0x014 ................................................ |
94 |
Register 3: |
SysTick Current Value Register (STCURRENT), offset 0x018 ............................................. |
95 |
Register 4: |
Interrupt 0-31 Set Enable (EN0), offset 0x100 .................................................................... |
96 |
Register 5: |
Interrupt 32-43 Set Enable (EN1), offset 0x104 .................................................................. |
97 |
Register 6: |
Interrupt 0-31 Clear Enable (DIS0), offset 0x180 ................................................................ |
98 |
Register 7: |
Interrupt 32-43 Clear Enable (DIS1), offset 0x184 .............................................................. |
99 |
Register 8: |
Interrupt 0-31 Set Pending (PEND0), offset 0x200 ........................................................... |
100 |
Register 9: |
Interrupt 32-43 Set Pending (PEND1), offset 0x204 ......................................................... |
101 |
Register 10: |
Interrupt 0-31 Clear Pending (UNPEND0), offset 0x280 ................................................... |
102 |
Register 11: |
Interrupt 32-43 Clear Pending (UNPEND1), offset 0x284 .................................................. |
103 |
Register 12: |
Interrupt 0-31 Active Bit (ACTIVE0), offset 0x300 ............................................................. |
104 |
Register 13: |
Interrupt 32-43 Active Bit (ACTIVE1), offset 0x304 ........................................................... |
105 |
Register 14: |
Interrupt 0-3 Priority (PRI0), offset 0x400 ......................................................................... |
106 |
Register 15: |
Interrupt 4-7 Priority (PRI1), offset 0x404 ......................................................................... |
106 |
Register 16: |
Interrupt 8-11 Priority (PRI2), offset 0x408 ....................................................................... |
106 |
Register 17: |
Interrupt 12-15 Priority (PRI3), offset 0x40C .................................................................... |
106 |
Register 18: |
Interrupt 16-19 Priority (PRI4), offset 0x410 ..................................................................... |
106 |
Register 19: |
Interrupt 20-23 Priority (PRI5), offset 0x414 ..................................................................... |
106 |
Register 20: |
Interrupt 24-27 Priority (PRI6), offset 0x418 ..................................................................... |
106 |
Register 21: |
Interrupt 28-31 Priority (PRI7), offset 0x41C .................................................................... |
106 |
Register 22: |
Interrupt 32-35 Priority (PRI8), offset 0x420 ..................................................................... |
106 |
September 04, 2010 |
13 |
Texas Instruments-Production Data
Table of Contents
Register 23: Interrupt 36-39 Priority (PRI9), offset 0x424 ..................................................................... |
106 |
Register 24: Interrupt 40-43 Priority (PRI10), offset 0x428 ................................................................... |
106 |
Register 25: Software Trigger Interrupt (SWTRIG), offset 0xF00 .......................................................... |
108 |
Register 26: CPU ID Base (CPUID), offset 0xD00 ............................................................................... |
109 |
Register 27: Interrupt Control and State (INTCTRL), offset 0xD04 ........................................................ |
110 |
Register 28: Vector Table Offset (VTABLE), offset 0xD08 .................................................................... |
114 |
Register 29: Application Interrupt and Reset Control (APINT), offset 0xD0C ......................................... |
115 |
Register 30: System Control (SYSCTRL), offset 0xD10 ....................................................................... |
117 |
Register 31: Configuration and Control (CFGCTRL), offset 0xD14 ....................................................... |
119 |
Register 32: System Handler Priority 1 (SYSPRI1), offset 0xD18 ......................................................... |
121 |
Register 33: System Handler Priority 2 (SYSPRI2), offset 0xD1C ........................................................ |
122 |
Register 34: System Handler Priority 3 (SYSPRI3), offset 0xD20 ......................................................... |
123 |
Register 35: System Handler Control and State (SYSHNDCTRL), offset 0xD24 .................................... |
124 |
Register 36: Configurable Fault Status (FAULTSTAT), offset 0xD28 ..................................................... |
128 |
Register 37: Hard Fault Status (HFAULTSTAT), offset 0xD2C .............................................................. |
134 |
Register 38: Memory Management Fault Address (MMADDR), offset 0xD34 ........................................ |
136 |
Register 39: Bus Fault Address (FAULTADDR), offset 0xD38 .............................................................. |
137 |
Register 40: MPU Type (MPUTYPE), offset 0xD90 ............................................................................. |
138 |
Register 41: MPU Control (MPUCTRL), offset 0xD94 .......................................................................... |
139 |
Register 42: MPU Region Number (MPUNUMBER), offset 0xD98 ....................................................... |
141 |
Register 43: MPU Region Base Address (MPUBASE), offset 0xD9C ................................................... |
142 |
Register 44: MPU Region Base Address Alias 1 (MPUBASE1), offset 0xDA4 ....................................... |
142 |
Register 45: MPU Region Base Address Alias 2 (MPUBASE2), offset 0xDAC ...................................... |
142 |
Register 46: MPU Region Base Address Alias 3 (MPUBASE3), offset 0xDB4 ....................................... |
142 |
Register 47: MPU Region Attribute and Size (MPUATTR), offset 0xDA0 ............................................... |
144 |
Register 48: MPU Region Attribute and Size Alias 1 (MPUATTR1), offset 0xDA8 .................................. |
144 |
Register 49: MPU Region Attribute and Size Alias 2 (MPUATTR2), offset 0xDB0 .................................. |
144 |
Register 50: MPU Region Attribute and Size Alias 3 (MPUATTR3), offset 0xDB8 .................................. |
144 |
System Control ............................................................................................................................ |
159 |
|
Register 1: |
Device Identification 0 (DID0), offset 0x000 ..................................................................... |
173 |
Register 2: |
Brown-Out Reset Control (PBORCTL), offset 0x030 ........................................................ |
175 |
Register 3: |
LDO Power Control (LDOPCTL), offset 0x034 ................................................................. |
176 |
Register 4: |
Raw Interrupt Status (RIS), offset 0x050 .......................................................................... |
177 |
Register 5: |
Interrupt Mask Control (IMC), offset 0x054 ...................................................................... |
178 |
Register 6: |
Masked Interrupt Status and Clear (MISC), offset 0x058 .................................................. |
179 |
Register 7: |
Reset Cause (RESC), offset 0x05C ................................................................................ |
180 |
Register 8: |
Run-Mode Clock Configuration (RCC), offset 0x060 ......................................................... |
181 |
Register 9: |
XTAL to PLL Translation (PLLCFG), offset 0x064 ............................................................. |
184 |
Register 10: |
Run-Mode Clock Configuration 2 (RCC2), offset 0x070 .................................................... |
185 |
Register 11: |
Deep Sleep Clock Configuration (DSLPCLKCFG), offset 0x144 ........................................ |
187 |
Register 12: |
Device Identification 1 (DID1), offset 0x004 ..................................................................... |
188 |
Register 13: |
Device Capabilities 0 (DC0), offset 0x008 ........................................................................ |
190 |
Register 14: |
Device Capabilities 1 (DC1), offset 0x010 ........................................................................ |
191 |
Register 15: |
Device Capabilities 2 (DC2), offset 0x014 ........................................................................ |
193 |
Register 16: |
Device Capabilities 3 (DC3), offset 0x018 ........................................................................ |
195 |
Register 17: |
Device Capabilities 4 (DC4), offset 0x01C ....................................................................... |
197 |
Register 18: |
Run Mode Clock Gating Control Register 0 (RCGC0), offset 0x100 ................................... |
198 |
Register 19: |
Sleep Mode Clock Gating Control Register 0 (SCGC0), offset 0x110 ................................. |
199 |
14 |
|
September 04, 2010 |
Texas Instruments-Production Data
Stellaris® LM3S1110 Microcontroller
Register 20: |
Deep Sleep Mode Clock Gating Control Register 0 (DCGC0), offset 0x120 ....................... |
200 |
Register 21: |
Run Mode Clock Gating Control Register 1 (RCGC1), offset 0x104 ................................... |
201 |
Register 22: |
Sleep Mode Clock Gating Control Register 1 (SCGC1), offset 0x114 ................................. |
203 |
Register 23: |
Deep Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x124 ....................... |
205 |
Register 24: |
Run Mode Clock Gating Control Register 2 (RCGC2), offset 0x108 ................................... |
207 |
Register 25: |
Sleep Mode Clock Gating Control Register 2 (SCGC2), offset 0x118 ................................. |
209 |
Register 26: |
Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x128 ....................... |
211 |
Register 27: |
Software Reset Control 0 (SRCR0), offset 0x040 ............................................................. |
213 |
Register 28: |
Software Reset Control 1 (SRCR1), offset 0x044 ............................................................. |
214 |
Register 29: |
Software Reset Control 2 (SRCR2), offset 0x048 ............................................................. |
216 |
Hibernation Module ..................................................................................................................... |
217 |
|
Register 1: |
Hibernation RTC Counter (HIBRTCC), offset 0x000 ......................................................... |
225 |
Register 2: |
Hibernation RTC Match 0 (HIBRTCM0), offset 0x004 ....................................................... |
226 |
Register 3: |
Hibernation RTC Match 1 (HIBRTCM1), offset 0x008 ....................................................... |
227 |
Register 4: |
Hibernation RTC Load (HIBRTCLD), offset 0x00C ........................................................... |
228 |
Register 5: |
Hibernation Control (HIBCTL), offset 0x010 ..................................................................... |
229 |
Register 6: |
Hibernation Interrupt Mask (HIBIM), offset 0x014 ............................................................. |
231 |
Register 7: |
Hibernation Raw Interrupt Status (HIBRIS), offset 0x018 .................................................. |
232 |
Register 8: |
Hibernation Masked Interrupt Status (HIBMIS), offset 0x01C ............................................ |
233 |
Register 9: |
Hibernation Interrupt Clear (HIBIC), offset 0x020 ............................................................. |
234 |
Register 10: |
Hibernation RTC Trim (HIBRTCT), offset 0x024 ............................................................... |
235 |
Register 11: |
Hibernation Data (HIBDATA), offset 0x030-0x12C ............................................................ |
236 |
Internal Memory ........................................................................................................................... |
237 |
|
Register 1: |
Flash Memory Address (FMA), offset 0x000 .................................................................... |
243 |
Register 2: |
Flash Memory Data (FMD), offset 0x004 ......................................................................... |
244 |
Register 3: |
Flash Memory Control (FMC), offset 0x008 ..................................................................... |
245 |
Register 4: |
Flash Controller Raw Interrupt Status (FCRIS), offset 0x00C ............................................ |
247 |
Register 5: |
Flash Controller Interrupt Mask (FCIM), offset 0x010 ........................................................ |
248 |
Register 6: |
Flash Controller Masked Interrupt Status and Clear (FCMISC), offset 0x014 ..................... |
249 |
Register 7: |
USec Reload (USECRL), offset 0x140 ............................................................................ |
251 |
Register 8: |
Flash Memory Protection Read Enable 0 (FMPRE0), offset 0x130 and 0x200 ................... |
252 |
Register 9: |
Flash Memory Protection Program Enable 0 (FMPPE0), offset 0x134 and 0x400 ............... |
253 |
Register 10: |
User Debug (USER_DBG), offset 0x1D0 ......................................................................... |
254 |
Register 11: |
User Register 0 (USER_REG0), offset 0x1E0 .................................................................. |
255 |
Register 12: |
User Register 1 (USER_REG1), offset 0x1E4 .................................................................. |
256 |
Register 13: |
Flash Memory Protection Read Enable 1 (FMPRE1), offset 0x204 .................................... |
257 |
Register 14: |
Flash Memory Protection Read Enable 2 (FMPRE2), offset 0x208 .................................... |
258 |
Register 15: |
Flash Memory Protection Read Enable 3 (FMPRE3), offset 0x20C ................................... |
259 |
Register 16: |
Flash Memory Protection Program Enable 1 (FMPPE1), offset 0x404 ............................... |
260 |
Register 17: |
Flash Memory Protection Program Enable 2 (FMPPE2), offset 0x408 ............................... |
261 |
Register 18: |
Flash Memory Protection Program Enable 3 (FMPPE3), offset 0x40C ............................... |
262 |
General-Purpose Input/Outputs (GPIOs) ................................................................................... |
263 |
|
Register 1: |
GPIO Data (GPIODATA), offset 0x000 ............................................................................ |
270 |
Register 2: |
GPIO Direction (GPIODIR), offset 0x400 ......................................................................... |
271 |
Register 3: |
GPIO Interrupt Sense (GPIOIS), offset 0x404 .................................................................. |
272 |
Register 4: |
GPIO Interrupt Both Edges (GPIOIBE), offset 0x408 ........................................................ |
273 |
Register 5: |
GPIO Interrupt Event (GPIOIEV), offset 0x40C ................................................................ |
274 |
Register 6: |
GPIO Interrupt Mask (GPIOIM), offset 0x410 ................................................................... |
275 |
September 04, 2010 |
15 |
Texas Instruments-Production Data
Table of Contents
Register 7: |
GPIO Raw Interrupt Status (GPIORIS), offset 0x414 ........................................................ |
276 |
Register 8: |
GPIO Masked Interrupt Status (GPIOMIS), offset 0x418 ................................................... |
277 |
Register 9: |
GPIO Interrupt Clear (GPIOICR), offset 0x41C ................................................................ |
278 |
Register 10: |
GPIO Alternate Function Select (GPIOAFSEL), offset 0x420 ............................................ |
279 |
Register 11: |
GPIO 2-mA Drive Select (GPIODR2R), offset 0x500 ........................................................ |
281 |
Register 12: |
GPIO 4-mA Drive Select (GPIODR4R), offset 0x504 ........................................................ |
282 |
Register 13: |
GPIO 8-mA Drive Select (GPIODR8R), offset 0x508 ........................................................ |
283 |
Register 14: |
GPIO Open Drain Select (GPIOODR), offset 0x50C ......................................................... |
284 |
Register 15: |
GPIO Pull-Up Select (GPIOPUR), offset 0x510 ................................................................ |
285 |
Register 16: |
GPIO Pull-Down Select (GPIOPDR), offset 0x514 ........................................................... |
286 |
Register 17: |
GPIO Slew Rate Control Select (GPIOSLR), offset 0x518 ................................................ |
287 |
Register 18: |
GPIO Digital Enable (GPIODEN), offset 0x51C ................................................................ |
288 |
Register 19: |
GPIO Lock (GPIOLOCK), offset 0x520 ............................................................................ |
289 |
Register 20: |
GPIO Commit (GPIOCR), offset 0x524 ............................................................................ |
290 |
Register 21: |
GPIO Peripheral Identification 4 (GPIOPeriphID4), offset 0xFD0 ....................................... |
292 |
Register 22: |
GPIO Peripheral Identification 5 (GPIOPeriphID5), offset 0xFD4 ....................................... |
293 |
Register 23: |
GPIO Peripheral Identification 6 (GPIOPeriphID6), offset 0xFD8 ....................................... |
294 |
Register 24: |
GPIO Peripheral Identification 7 (GPIOPeriphID7), offset 0xFDC ...................................... |
295 |
Register 25: |
GPIO Peripheral Identification 0 (GPIOPeriphID0), offset 0xFE0 ....................................... |
296 |
Register 26: |
GPIO Peripheral Identification 1 (GPIOPeriphID1), offset 0xFE4 ....................................... |
297 |
Register 27: |
GPIO Peripheral Identification 2 (GPIOPeriphID2), offset 0xFE8 ....................................... |
298 |
Register 28: |
GPIO Peripheral Identification 3 (GPIOPeriphID3), offset 0xFEC ...................................... |
299 |
Register 29: |
GPIO PrimeCell Identification 0 (GPIOPCellID0), offset 0xFF0 .......................................... |
300 |
Register 30: |
GPIO PrimeCell Identification 1 (GPIOPCellID1), offset 0xFF4 .......................................... |
301 |
Register 31: |
GPIO PrimeCell Identification 2 (GPIOPCellID2), offset 0xFF8 .......................................... |
302 |
Register 32: |
GPIO PrimeCell Identification 3 (GPIOPCellID3), offset 0xFFC ......................................... |
303 |
General-Purpose Timers ............................................................................................................. |
304 |
|
Register 1: |
GPTM Configuration (GPTMCFG), offset 0x000 .............................................................. |
316 |
Register 2: |
GPTM TimerA Mode (GPTMTAMR), offset 0x004 ............................................................ |
317 |
Register 3: |
GPTM TimerB Mode (GPTMTBMR), offset 0x008 ............................................................ |
319 |
Register 4: |
GPTM Control (GPTMCTL), offset 0x00C ........................................................................ |
321 |
Register 5: |
GPTM Interrupt Mask (GPTMIMR), offset 0x018 .............................................................. |
324 |
Register 6: |
GPTM Raw Interrupt Status (GPTMRIS), offset 0x01C ..................................................... |
326 |
Register 7: |
GPTM Masked Interrupt Status (GPTMMIS), offset 0x020 ................................................ |
327 |
Register 8: |
GPTM Interrupt Clear (GPTMICR), offset 0x024 .............................................................. |
328 |
Register 9: |
GPTM TimerA Interval Load (GPTMTAILR), offset 0x028 ................................................. |
330 |
Register 10: |
GPTM TimerB Interval Load (GPTMTBILR), offset 0x02C ................................................ |
331 |
Register 11: |
GPTM TimerA Match (GPTMTAMATCHR), offset 0x030 ................................................... |
332 |
Register 12: |
GPTM TimerB Match (GPTMTBMATCHR), offset 0x034 .................................................. |
333 |
Register 13: |
GPTM TimerA Prescale (GPTMTAPR), offset 0x038 ........................................................ |
334 |
Register 14: |
GPTM TimerB Prescale (GPTMTBPR), offset 0x03C ....................................................... |
335 |
Register 15: |
GPTM TimerA Prescale Match (GPTMTAPMR), offset 0x040 ........................................... |
336 |
Register 16: |
GPTM TimerB Prescale Match (GPTMTBPMR), offset 0x044 ........................................... |
337 |
Register 17: |
GPTM TimerA (GPTMTAR), offset 0x048 ........................................................................ |
338 |
Register 18: |
GPTM TimerB (GPTMTBR), offset 0x04C ....................................................................... |
339 |
Watchdog Timer ........................................................................................................................... |
340 |
Register 1: Watchdog Load (WDTLOAD), offset 0x000 ...................................................................... |
344 |
Register 2: Watchdog Value (WDTVALUE), offset 0x004 ................................................................... |
345 |
16 |
September 04, 2010 |
Texas Instruments-Production Data
Stellaris® LM3S1110 Microcontroller
Register 3: |
Watchdog Control (WDTCTL), offset 0x008 ..................................................................... |
346 |
Register 4: |
Watchdog Interrupt Clear (WDTICR), offset 0x00C .......................................................... |
347 |
Register 5: |
Watchdog Raw Interrupt Status (WDTRIS), offset 0x010 .................................................. |
348 |
Register 6: |
Watchdog Masked Interrupt Status (WDTMIS), offset 0x014 ............................................. |
349 |
Register 7: |
Watchdog Test (WDTTEST), offset 0x418 ....................................................................... |
350 |
Register 8: |
Watchdog Lock (WDTLOCK), offset 0xC00 ..................................................................... |
351 |
Register 9: |
Watchdog Peripheral Identification 4 (WDTPeriphID4), offset 0xFD0 ................................. |
352 |
Register 10: |
Watchdog Peripheral Identification 5 (WDTPeriphID5), offset 0xFD4 ................................. |
353 |
Register 11: |
Watchdog Peripheral Identification 6 (WDTPeriphID6), offset 0xFD8 ................................. |
354 |
Register 12: |
Watchdog Peripheral Identification 7 (WDTPeriphID7), offset 0xFDC ................................ |
355 |
Register 13: |
Watchdog Peripheral Identification 0 (WDTPeriphID0), offset 0xFE0 ................................. |
356 |
Register 14: |
Watchdog Peripheral Identification 1 (WDTPeriphID1), offset 0xFE4 ................................. |
357 |
Register 15: |
Watchdog Peripheral Identification 2 (WDTPeriphID2), offset 0xFE8 ................................. |
358 |
Register 16: |
Watchdog Peripheral Identification 3 (WDTPeriphID3), offset 0xFEC ................................. |
359 |
Register 17: |
Watchdog PrimeCell Identification 0 (WDTPCellID0), offset 0xFF0 .................................... |
360 |
Register 18: |
Watchdog PrimeCell Identification 1 (WDTPCellID1), offset 0xFF4 .................................... |
361 |
Register 19: |
Watchdog PrimeCell Identification 2 (WDTPCellID2), offset 0xFF8 .................................... |
362 |
Register 20: |
Watchdog PrimeCell Identification 3 (WDTPCellID3 ), offset 0xFFC .................................. |
363 |
Universal Asynchronous Receivers/Transmitters (UARTs) ..................................................... |
364 |
|
Register 1: |
UART Data (UARTDR), offset 0x000 ............................................................................... |
372 |
Register 2: |
UART Receive Status/Error Clear (UARTRSR/UARTECR), offset 0x004 ........................... |
374 |
Register 3: |
UART Flag (UARTFR), offset 0x018 ................................................................................ |
376 |
Register 4: |
UART IrDA Low-Power Register (UARTILPR), offset 0x020 ............................................. |
378 |
Register 5: |
UART Integer Baud-Rate Divisor (UARTIBRD), offset 0x024 ............................................ |
379 |
Register 6: |
UART Fractional Baud-Rate Divisor (UARTFBRD), offset 0x028 ....................................... |
380 |
Register 7: |
UART Line Control (UARTLCRH), offset 0x02C ............................................................... |
381 |
Register 8: |
UART Control (UARTCTL), offset 0x030 ......................................................................... |
383 |
Register 9: |
UART Interrupt FIFO Level Select (UARTIFLS), offset 0x034 ........................................... |
385 |
Register 10: |
UART Interrupt Mask (UARTIM), offset 0x038 ................................................................. |
387 |
Register 11: |
UART Raw Interrupt Status (UARTRIS), offset 0x03C ...................................................... |
389 |
Register 12: |
UART Masked Interrupt Status (UARTMIS), offset 0x040 ................................................. |
390 |
Register 13: |
UART Interrupt Clear (UARTICR), offset 0x044 ............................................................... |
391 |
Register 14: |
UART Peripheral Identification 4 (UARTPeriphID4), offset 0xFD0 ..................................... |
393 |
Register 15: |
UART Peripheral Identification 5 (UARTPeriphID5), offset 0xFD4 ..................................... |
394 |
Register 16: |
UART Peripheral Identification 6 (UARTPeriphID6), offset 0xFD8 ..................................... |
395 |
Register 17: |
UART Peripheral Identification 7 (UARTPeriphID7), offset 0xFDC ..................................... |
396 |
Register 18: |
UART Peripheral Identification 0 (UARTPeriphID0), offset 0xFE0 ...................................... |
397 |
Register 19: |
UART Peripheral Identification 1 (UARTPeriphID1), offset 0xFE4 ...................................... |
398 |
Register 20: |
UART Peripheral Identification 2 (UARTPeriphID2), offset 0xFE8 ...................................... |
399 |
Register 21: |
UART Peripheral Identification 3 (UARTPeriphID3), offset 0xFEC ..................................... |
400 |
Register 22: |
UART PrimeCell Identification 0 (UARTPCellID0), offset 0xFF0 ........................................ |
401 |
Register 23: |
UART PrimeCell Identification 1 (UARTPCellID1), offset 0xFF4 ........................................ |
402 |
Register 24: |
UART PrimeCell Identification 2 (UARTPCellID2), offset 0xFF8 ........................................ |
403 |
Register 25: |
UART PrimeCell Identification 3 (UARTPCellID3), offset 0xFFC ........................................ |
404 |
Synchronous Serial Interface (SSI) ............................................................................................ |
405 |
|
Register 1: |
SSI Control 0 (SSICR0), offset 0x000 .............................................................................. |
417 |
Register 2: |
SSI Control 1 (SSICR1), offset 0x004 .............................................................................. |
419 |
Register 3: |
SSI Data (SSIDR), offset 0x008 ...................................................................................... |
421 |
September 04, 2010 |
17 |
Texas Instruments-Production Data
Table of Contents
Register 4: |
SSI Status (SSISR), offset 0x00C ................................................................................... |
422 |
Register 5: |
SSI Clock Prescale (SSICPSR), offset 0x010 .................................................................. |
424 |
Register 6: |
SSI Interrupt Mask (SSIIM), offset 0x014 ......................................................................... |
425 |
Register 7: |
SSI Raw Interrupt Status (SSIRIS), offset 0x018 .............................................................. |
427 |
Register 8: |
SSI Masked Interrupt Status (SSIMIS), offset 0x01C ........................................................ |
428 |
Register 9: |
SSI Interrupt Clear (SSIICR), offset 0x020 ....................................................................... |
429 |
Register 10: |
SSI Peripheral Identification 4 (SSIPeriphID4), offset 0xFD0 ............................................. |
430 |
Register 11: |
SSI Peripheral Identification 5 (SSIPeriphID5), offset 0xFD4 ............................................. |
431 |
Register 12: |
SSI Peripheral Identification 6 (SSIPeriphID6), offset 0xFD8 ............................................. |
432 |
Register 13: |
SSI Peripheral Identification 7 (SSIPeriphID7), offset 0xFDC ............................................ |
433 |
Register 14: |
SSI Peripheral Identification 0 (SSIPeriphID0), offset 0xFE0 ............................................. |
434 |
Register 15: |
SSI Peripheral Identification 1 (SSIPeriphID1), offset 0xFE4 ............................................. |
435 |
Register 16: |
SSI Peripheral Identification 2 (SSIPeriphID2), offset 0xFE8 ............................................. |
436 |
Register 17: |
SSI Peripheral Identification 3 (SSIPeriphID3), offset 0xFEC ............................................ |
437 |
Register 18: |
SSI PrimeCell Identification 0 (SSIPCellID0), offset 0xFF0 ............................................... |
438 |
Register 19: |
SSI PrimeCell Identification 1 (SSIPCellID1), offset 0xFF4 ............................................... |
439 |
Register 20: |
SSI PrimeCell Identification 2 (SSIPCellID2), offset 0xFF8 ............................................... |
440 |
Register 21: |
SSI PrimeCell Identification 3 (SSIPCellID3), offset 0xFFC ............................................... |
441 |
Analog Comparators ................................................................................................................... |
442 |
|
Register 1: |
Analog Comparator Masked Interrupt Status (ACMIS), offset 0x000 .................................. |
446 |
Register 2: |
Analog Comparator Raw Interrupt Status (ACRIS), offset 0x004 ....................................... |
447 |
Register 3: |
Analog Comparator Interrupt Enable (ACINTEN), offset 0x008 ......................................... |
448 |
Register 4: |
Analog Comparator Reference Voltage Control (ACREFCTL), offset 0x010 ....................... |
449 |
Register 5: |
Analog Comparator Status 0 (ACSTAT0), offset 0x020 ..................................................... |
450 |
Register 6: |
Analog Comparator Status 1 (ACSTAT1), offset 0x040 ..................................................... |
450 |
Register 7: |
Analog Comparator Control 0 (ACCTL0), offset 0x024 ..................................................... |
451 |
Register 8: |
Analog Comparator Control 1 (ACCTL1), offset 0x044 ..................................................... |
451 |
18 |
September 04, 2010 |
Texas Instruments-Production Data
Stellaris® LM3S1110 Microcontroller
The revision history table notes changes made between the indicated revisions of the LM3S1110 data sheet.
Table 1. Revision History
Date |
Revision |
Description |
September 2010 |
7787 |
■ Reorganized ARM Cortex-M3 Processor Core, Memory Map and Interrupts chapters, creating two |
|
|
new chapters, The Cortex-M3 Processor and Cortex-M3 Peripherals. Much additional content was |
|
|
added, including all the Cortex-M3 registers. |
|
|
■ Changed register names to be consistent with StellarisWare® names: the Cortex-M3 Interrupt |
|
|
Control and Status (ICSR) register to the Interrupt Control and State (INTCTRL) register, and |
|
|
the Cortex-M3 Interrupt Set Enable (SETNA) register to the Interrupt 0-31 Set Enable (EN0) |
|
|
register. |
|
|
■ Added clarification of instruction execution during Flash operations. |
|
|
■ Modified Figure 8-1 on page 264 to clarify operation of the GPIO inputs when used as an alternate |
|
|
function. |
|
|
■ Corrected GPIOAMSEL bit field in GPIO Analog Mode Select (GPIOAMSEL) register to be eight-bits |
|
|
wide, bits[7:0]. |
|
|
■ Added caution not to apply a Low value to PB7 when debugging; a Low value on the pin causes |
|
|
the JTAG controller to be reset, resulting in a loss of JTAG communication. |
|
|
■ In General-Purpose Timers chapter, clarified operation of the 32-bit RTC mode. |
|
|
■ In Electrical Characteristics chapter: |
|
|
– Added ILKG parameter (GPIO input leakage current) to Table 17-4 on page 481. |
|
|
– Corrected values for tCLKRF parameter (SSIClk rise/fall time) in Table 17-17 on page 490. |
|
|
■ Added dimensions for Tray and Tape and Reel shipping mediums. |
June 2010 |
7393 |
■ Corrected base address for SRAM in architectural overview chapter. |
|
|
■ Clarified system clock operation, adding content to “Clock Control” on page 163. |
|
|
■ In Signal Tables chapter, added table "Connections for Unused Signals." |
|
|
■ In "Thermal Characteristics" table, corrected thermal resistance value from 34 to 32. |
|
|
■ In "Reset Characteristics" table, corrected value for supply voltage (VDD) rise time. |
|
|
■ Additional minor data sheet clarifications and corrections. |
April 2010 |
7007 |
■ Added caution note to the I2C Master Timer Period (I2CMTPR) register description and changed |
field width to 7 bits.
■ Removed erroneous text about restoring the Flash Protection registers. ■ Added note about RST signal routing.
■ Clarified the function of the TnSTALL bit in the GPTMCTL register. ■ Additional minor data sheet clarifications and corrections.
September 04, 2010 |
19 |
Texas Instruments-Production Data
Revision History
Table 1. Revision History (continued)
Date |
Revision |
Description |
||
January 2010 |
6712 |
■ In "System Control" section, clarified Debug Access Port operation after Sleep modes. |
||
|
|
■ Clarified wording on Flash memory access errors. |
||
|
|
■ Added section on Flash interrupts. |
||
|
|
■ Clarified operation of SSI transmit FIFO. |
||
|
|
■ Made these changes to the Operating Characteristics chapter: |
||
|
|
– Added storage temperature ratings to "Temperature Characteristics" table |
||
|
|
– Added "ESD Absolute Maximum Ratings" table |
||
|
|
■ Made these changes to the Electrical Characteristics chapter: |
||
|
|
– In "Flash Memory Characteristics" table, corrected Mass erase time |
||
|
|
– Added sleep and deep-sleep wake-up times ("Sleep Modes AC Characteristics" table) |
||
|
|
– In "Reset Characteristics" table, corrected units for supply voltage (VDD) rise time |
||
October 2009 |
6462 |
■ Removed erroneous reference to the WRC bit in the Hibernation chapter. |
||
|
|
■ Deletedresetvaluefor16-bitmodefrom GPTMTAILR, GPTMTAMATCHR,and GPTMTAR registers |
||
|
|
because the module resets in 32-bit mode. |
||
|
|
■ Made these changes to the Electrical Characteristics chapter: |
||
|
|
– Removed VSIH and VSIL parameters from Operating Conditions table. |
||
|
|
– Added table showing actual PLL frequency depending on input crystal. |
||
|
|
– Changed the name of the tHIB_REG_WRITE parameter to tHIB_REG_ACCESS. |
||
|
|
– Changed SSI set up and hold times to be expressed in system clocks, not ns. |
||
July 2009 |
5920 |
Corrected ordering numbers. |
||
July 2009 |
5902 |
■ Clarified Power-on reset and |
|
pin operation; added new diagrams. |
RST |
■ Corrected the reset value of the Hibernation Data (HIBDATA) and Hibernation Control (HIBCTL)
registers.
■ Clarified explanation of nonvolatile register programming in Internal Memory chapter.
■ AddedexplanationofresetvaluetoFMPRE0/1/2/3,FMPPE0/1/2/3,USER_DBG,andUSER_REG0/1
registers.
■ Changed buffer type for WAKE pin to TTL and HIB pin to OD.
■ In ADC characteristics table, changed Max value for GAIN parameter from ±1 to ±3 and added EIR (Internal voltage reference error) parameter.
■ Additional minor data sheet clarifications and corrections.
April 2009 |
5367 |
■ Added JTAG/SWD clarification (see “Communication with JTAG/SWD” on page 153). |
■Added clarification that the PLL operates at 400 MHz, but is divided by two prior to the application of the output divisor.
■Added "GPIO Module DC Characteristics" table (see Table 17-4 on page 481).
■Additional minor data sheet clarifications and corrections.
20 |
September 04, 2010 |
Texas Instruments-Production Data
Stellaris® LM3S1110 Microcontroller
Table 1. Revision History (continued)
Date |
Revision |
Description |
January 2009 |
4660 |
■ Corrected bit type for RELOAD bit field in SysTick Reload Value register; changed to R/W. |
|
|
■ Clarification added as to what happens when the SSI in slave mode is required to transmit but there |
|
|
is no data in the TX FIFO. |
|
|
■ Additional minor data sheet clarifications and corrections. |
November 2008 |
4283 |
■ Revised High-Level Block Diagram. |
|
|
■ Additional minor data sheet clarifications and corrections were made. |
October 2008 |
4149 |
■ Corrected values for DSOSCSRC bit field in Deep Sleep Clock Configuration (DSLPCLKCFG) |
|
|
register. |
|
|
■ The FMA value for the FMPRE3 register was incorrect in the Flash Resident Registers table in the |
|
|
Internal Memory chapter. The correct value is 0x0000.0006. |
|
|
■ Incorrect Comparator Operating Modes tables were removed from the Analog Comparators chapter. |
August 2008 |
3447 |
■ Added note on clearing interrupts to Interrupts chapter. |
|
|
■ Added Power Architecture diagram to System Control chapter. |
|
|
■ Additional minor data sheet clarifications and corrections. |
July 2008 |
3108 |
■ Additional minor data sheet clarifications and corrections. |
May 2008 |
2972 |
■ As noted in the PCN, the option to provide VDD25 power from external sources was removed. Use |
|
|
the LDO output as the source of VDD25 input. |
|
|
■ Additional minor data sheet clarifications and corrections. |
April 2008 |
2881 |
■ The ΘJA value was changed from 55.3 to 34 in the "Thermal Characteristics" table in the Operating |
|
|
Characteristics chapter. |
■ Bit 31 of the DC3 register was incorrectly described in prior versions of the data sheet. A reset of 1 indicates that an even CCP pin is present and can be used as a 32-KHz input clock.
■ Values for IDD_HIBERNATE were added to the "Detailed Power Specifications" table in the "Electrical Characteristics" chapter.
■ The "Hibernation Module DC Electricals"table was added to the "Electrical Characteristics"chapter.
■ The TVDDRISE parameter in the "Reset Characteristics" table in the "Electrical Characteristics" chapter was changed from a max of 100 to 250.
■ The maximum value on Core supply voltage (VDD25) in the "Maximum Ratings" table in the "Electrical
Characteristics" chapter was changed from 4 to 3.
■ The operational frequency of the internal 30-kHz oscillator clock source is 30 kHz ± 50% (prior data sheets incorrectly noted it as 30 kHz ± 30%).
■ A value of 0x3 in bits 5:4 of the MISC register (OSCSRC) indicates the 30-KHz internal oscillator is the input source for the oscillator. Prior data sheets incorrectly noted 0x3 as a reserved value.
■ The reset for bits 6:4 of the RCC2 register (OSCSRC2) is 0x1 (IOSC). Prior data sheets incorrectly noted the reset was 0x0 (MOSC).
■ Two figures on clock source were added to the "Hibernation Module":
– Clock Source Using Crystal
September 04, 2010 |
21 |
Texas Instruments-Production Data
Revision History
Table 1. Revision History (continued)
Date |
Revision Description |
–Clock Source Using Dedicated Oscillator
■The following notes on battery management were added to the "Hibernation Module" chapter:
–Battery voltage is not measured while in Hibernate mode.
–System level factors may affect the accuracy of the low battery detect circuit. The designer should consider battery type, discharge characteristics, and a test load during battery voltage measurements.
■A note on high-current applications was added to the GPIO chapter:
For special high-current applications, the GPIO output buffers may be used with the following restrictions. With the GPIO pins configured as 8-mA output drivers, a total of four GPIO outputs may be used to sink current loads up to 18 mA each. At 18-mA sink current loading, the VOL value is specified as 1.2 V. The high-current GPIO package pins must be selected such that there are only a maximum of two per side of the physical package or BGA pin group with the total number of high-current GPIO outputs not exceeding four for the entire package.
■A note on Schmitt inputs was added to the GPIO chapter: Pins configured as digital inputs are Schmitt-triggered.
■The Buffer type on the WAKE pin changed from OD to - in the Signal Tables.
■The "Differential Sampling Range" figures in the ADC chapter were clarified.
■Thelastrevisionofthedatasheet(revision2550)introducedtwoerrorsthathavenowbeencorrected:
–The LQFP pin diagrams and pin tables were missing the comparator positive and negative input pins.
–The base address was listed incorrectly in the FMPRE0 and FMPPE0 register bit diagrams.
■Additional minor data sheet clarifications and corrections.
March 2008 |
2550 |
Started tracking revision history. |
22 |
September 04, 2010 |
Texas Instruments-Production Data
Stellaris® LM3S1110 Microcontroller
This data sheet provides reference information for the LM3S1110 microcontroller, describing the functional blocks of the system-on-chip (SoC) device designed around the ARM® Cortex™-M3 core.
This manual is intended for system software developers, hardware designers, and application developers.
This document is organized into sections that correspond to each major feature.
The following related documents are available on the Stellaris® web site at www.ti.com/stellaris:
■Stellaris® Errata
■ARM® Cortex™-M3 Errata
■Cortex™-M3 Instruction Set Technical User's Manual
■Stellaris® Graphics Library User's Guide
■Stellaris® Peripheral Driver Library User's Guide
The following related documents are also referenced:
■ARM® Debug Interface V5 Architecture Specification
■IEEE Standard 1149.1-Test Access Port and Boundary-Scan Architecture
This documentation list was current as of publication date. Please check the web site for additional documentation, including application notes and white papers.
September 04, 2010 |
23 |
Texas Instruments-Production Data
About This Document
This document uses the conventions shown in Table 2 on page 24.
Table 2. Documentation Conventions
Notation
Meaning
General Register Notation
REGISTER |
APB registers are indicated in uppercase bold. For example, PBORCTL is the Power-On and |
|
Brown-Out Reset Control register. If a register name contains a lowercase n, it represents more |
|
than one register. For example, SRCRn represents any (or all) of the three Software Reset Control |
|
registers: SRCR0, SRCR1 , and SRCR2. |
bit |
A single bit in a register. |
bit field |
Two or more consecutive and related bits. |
offset 0xnnn |
A hexadecimal increment to a register's address, relative to that module's base address as specified |
|
in Table 2-4 on page 58. |
Register N |
Registers are numbered consecutively throughout the document to aid in referencing them. The |
|
register number has no meaning to software. |
reserved |
Register bits marked reserved are reserved for future use. In most cases, reserved bits are set to |
|
0; however, user software should not rely on the value of a reserved bit. To provide software |
|
compatibility with future products, the value of a reserved bit should be preserved across a |
|
read-modify-write operation. |
yy:xx |
The range of register bits inclusive from xx to yy. For example, 31:15 means bits 15 through 31 in |
|
that register. |
Register Bit/Field |
This value in the register bit diagram indicates whether software running on the controller can |
Types |
change the value of the bit field. |
RC |
Software can read this field. The bit or field is cleared by hardware after reading the bit/field. |
RO |
Software can read this field. Always write the chip reset value. |
R/W |
Software can read or write this field. |
R/WC |
Software can read or write this field. Writing to it with any value clears the register. |
R/W1C |
Software can read or write this field. A write of a 0 to a W1C bit does not affect the bit value in the |
|
register. A write of a 1 clears the value of the bit in the register; the remaining bits remain unchanged. |
|
This register type is primarily used for clearing interrupt status bits where the read operation |
|
provides the interrupt status and the write of the read value clears only the interrupts being reported |
|
at the time the register was read. |
R/W1S |
Software can read or write a 1 to this field. A write of a 0 to a R/W1S bit does not affect the bit |
|
value in the register. |
W1C |
Software can write this field. A write of a 0 to a W1C bit does not affect the bit value in the register. |
|
A write of a 1 clears the value of the bit in the register; the remaining bits remain unchanged. A |
|
read of the register returns no meaningful data. |
|
This register is typically used to clear the corresponding bit in an interrupt register. |
WO |
Only a write by software is valid; a read of the register returns no meaningful data. |
Register Bit/Field |
This value in the register bit diagram shows the bit/field value after any reset, unless noted. |
Reset Value |
|
0 |
Bit cleared to 0 on chip reset. |
1 |
Bit set to 1 on chip reset. |
- |
Nondeterministic. |
Pin/Signal Notation |
|
[ ] |
Pin alternate function; a pin defaults to the signal without the brackets. |
pin |
Refers to the physical connection on the package. |
24 September 04, 2010
Texas Instruments-Production Data
Stellaris® LM3S1110 Microcontroller
Table 2. Documentation Conventions (continued)
Notation |
Meaning |
|||||||
signal |
Refers to the electrical signal encoding of a pin. |
|||||||
assert a signal |
Change the value of the signal from the logically False state to the logically True state. For active |
|||||||
|
|
High signals, the asserted signal value is 1 (High); for active Low signals, the asserted signal value |
||||||
|
|
is 0 (Low). The active polarity (High or Low) is defined by the signal name (see SIGNAL and |
|
|
||||
|
|
SIGNAL |
||||||
|
|
below). |
||||||
deassert a signal |
Change the value of the signal from the logically True state to the logically False state. |
|||||||
|
|
Signal names are in uppercase and in the Courier font. An overbar on a signal name indicates that |
||||||
SIGNAL |
||||||||
|
|
it is active Low. To assert |
|
is to drive it Low; to deassert |
|
is to drive it High. |
||
|
|
SIGNAL |
SIGNAL |
|||||
SIGNAL |
Signal names are in uppercase and in the Courier font. An active High signal has no overbar. To |
|||||||
|
|
assert SIGNAL is to drive it High; to deassert SIGNAL is to drive it Low. |
Numbers
XAn uppercase X indicates any of several values is allowed, where X can be any legal pattern. For example, a binary value of 0X00 can be either 0100 or 0000, a hex value of 0xX is 0x0 or 0x1, and so on.
0x |
Hexadecimal numbers have a prefix of 0x. For example, 0x00FF is the hexadecimal number FF. |
|
All other numbers within register tables are assumed to be binary. Within conceptual information, |
|
binary numbers are indicated with a b suffix, for example, 1011b, and decimal numbers are written |
|
without a prefix or suffix. |
September 04, 2010 |
25 |
Texas Instruments-Production Data
1Architectural Overview
The Stellaris® family of microcontrollers—the first ARM® Cortex™-M3 based controllers—brings high-performance 32-bit computing to cost-sensitive embedded microcontroller applications. These pioneering parts deliver customers 32-bit performance at a cost equivalent to legacy 8- and 16-bit devices, all in a package with a small footprint.
The Stellaris® family offers efficient performance and extensive integration, favorably positioning the device into cost-conscious applications requiring significant control-processing and connectivity capabilities. The Stellaris® LM3S1000 series extends the Stellaris® family with larger on-chip memories, enhanced power management, and expanded I/O and control capabilities.
The LM3S1110 microcontroller is targeted for industrial applications, including remote monitoring, electronic point-of-sale machines, test and measurement equipment, network appliances and switches, factory automation, HVAC and building control, gaming equipment, motion control, medical instrumentation, and fire and security.
For applications requiring extreme conservation of power, the LM3S1110 microcontroller features a battery-backed Hibernation module to efficiently power down the LM3S1110 to a low-power state during extended periods of inactivity. With a power-up/power-down sequencer, a continuous time counter (RTC), a pair of match registers, an APB interface to the system bus, and dedicated non-volatile memory, the Hibernation module positions the LM3S1110 microcontroller perfectly for battery applications.
In addition, the LM3S1110 microcontroller offers the advantages of ARM's widely available development tools,System-on-Chip(SoC) infrastructureIPapplications,and a large user community. Additionally, the microcontroller uses ARM's Thumb®-compatible Thumb-2 instruction set to reduce memory requirements and, thereby, cost. Finally, the LM3S1110 microcontroller is code-compatible to all members of the extensive Stellaris® family; providing flexibility to fit our customers' precise needs.
Texas Instruments offers a complete solution to get to market quickly, with evaluation and development boards, white papers and application notes, an easy-to-use peripheral driver library, and a strong support, sales, and distributor network. See “Ordering and Contact
Information” on page 514 for ordering information for Stellaris® family devices.
The LM3S1110 microcontroller includes the following product features:
■32-Bit RISC Performance
–32-bit ARM® Cortex™-M3 v7M architecture optimized for small-footprint embedded applications
–System timer (SysTick), providing a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism
–Thumb®-compatible Thumb-2-only instruction set processor core for high code density
–25-MHz operation
–Hardware-division and single-cycle-multiplication
26 |
September 04, 2010 |
Texas Instruments-Production Data
Stellaris® LM3S1110 Microcontroller
–Integrated Nested Vectored Interrupt Controller (NVIC) providing deterministic interrupt handling
–23 interrupts with eight priority levels
–Memory protection unit (MPU), providing a privileged mode for protected operating system functionality
–Unaligned data access, enabling data to be efficiently packed into memory
–Atomic bit manipulation (bit-banding), delivering maximum memory utilization and streamlined peripheral control
■ARM® Cortex™-M3 Processor Core
–Compact core.
–Thumb-2 instruction set, delivering the high-performance expected of an ARM core in the memory size usually associated with 8- and 16-bit devices; typically in the range of a few kilobytes of memory for microcontroller class applications.
–Rapid application execution through Harvard architecture characterized by separate buses for instruction and data.
–Exceptionalinterrupthandling,byimplementingtheregistermanipulationsrequiredforhandling an interrupt in hardware.
–Deterministic, fast interrupt processing: always 12 cycles, or just 6 cycles with tail-chaining
–Memory protection unit (MPU) to provide a privileged mode of operation for complex applications.
–Migration from the ARM7™ processor family for better performance and power efficiency.
–Full-featured debug solution
•Serial Wire JTAG Debug Port (SWJ-DP)
•Flash Patch and Breakpoint (FPB) unit for implementing breakpoints
•Data Watchpoint and Trigger (DWT) unit for implementing watchpoints, trigger resources, and system profiling
•Instrumentation Trace Macrocell (ITM) for support of printf style debugging
•Trace Port Interface Unit (TPIU) for bridging to a Trace Port Analyzer
–Optimized for single-cycle flash usage
–Three sleep modes with clock gating for low power
–Single-cycle multiply instruction and hardware divide
–Atomic operations
–ARM Thumb2 mixed 16-/32-bit instruction set
September 04, 2010 |
27 |
Texas Instruments-Production Data
Architectural Overview
–1.25 DMIPS/MHz
■JTAG
–IEEE 1149.1-1990 compatible Test Access Port (TAP) controller
–Four-bit Instruction Register (IR) chain for storing JTAG instructions
–IEEE standard instructions: BYPASS, IDCODE, SAMPLE/PRELOAD, EXTEST and INTEST
–ARM additional instructions: APACC, DPACC and ABORT
–Integrated ARM Serial Wire Debug (SWD)
■Hibernation
–System power control using discrete external regulator
–Dedicated pin for waking from an external signal
–Low-battery detection, signaling, and interrupt generation
–32-bit real-time clock (RTC)
–Two 32-bit RTC match registers for timed wake-up and interrupt generation
–Clock source from a 32.768-kHz external oscillator or a 4.194304-MHz crystal
–RTC predivider trim for making fine adjustments to the clock rate
–64 32-bit words of non-volatile memory
–Programmable interrupts for RTC match, external wake, and low battery events
■Internal Memory
–64 KB single-cycle flash
•User-managed flash block protection on a 2-KB block basis
•User-managed flash data programming
•User-defined and managed flash-protection block
–16 KB single-cycle SRAM
■GPIOs
–20-41 GPIOs, depending on configuration
–5-V-tolerant in input configuration
–Programmable control for GPIO interrupts
•Interrupt generation masking
•Edge-triggered on rising, falling, or both
28 |
September 04, 2010 |
Texas Instruments-Production Data
Stellaris® LM3S1110 Microcontroller
•Level-sensitive on High or Low values
–Bit masking in both read and write operations through address lines
–Pins configured as digital inputs are Schmitt-triggered.
–Programmable control for GPIO pad configuration
•Weak pull-up or pull-down resistors
•2-mA, 4-mA, and 8-mA pad drive for digital communication; up to four pads can be configured with an 18-mA pad drive for high-current applications
•Slew rate control for the 8-mA drive
•Open drain enables
•Digital input enables
■General-Purpose Timers
–Three General-Purpose Timer Modules (GPTM), each of which provides two 16-bit timers/counters. Each GPTM can be configured to operate independently:
•As a single 32-bit timer
•As one 32-bit Real-Time Clock (RTC) to event capture
•For Pulse Width Modulation (PWM)
–32-bit Timer modes
•Programmable one-shot timer
•Programmable periodic timer
•Real-Time Clock when using an external 32.768-KHz clock as the input
•User-enabled stalling when the controller asserts CPU Halt flag during debug
–16-bit Timer modes
•General-purpose timer function with an 8-bit prescaler (for one-shot and periodic modes only)
•Programmable one-shot timer
•Programmable periodic timer
•User-enabled stalling when the controller asserts CPU Halt flag during debug
–16-bit Input Capture modes
•Input edge count capture
•Input edge time capture
September 04, 2010 |
29 |
Texas Instruments-Production Data
Architectural Overview
–16-bit PWM mode
•Simple PWM mode with software-programmable output inversion of the PWM signal
■ARM FiRM-compliant Watchdog Timer
–32-bit down counter with a programmable load register
–Separate watchdog clock with an enable
–Programmable interrupt generation logic with interrupt masking
–Lock register protection from runaway software
–Reset generation logic with an enable/disable
–User-enabled stalling when the controller asserts the CPU Halt flag during debug
■UART
–Two fully programmable 16C550-type UARTs with IrDA support
–Separate 16x8 transmit (TX) and receive (RX) FIFOs to reduce CPU interrupt service loading
–Programmable baud-rate generator allowing speeds up to 1.5625 Mbps
–Programmable FIFO length, including 1-byte deep operation providing conventional double-buffered interface
–FIFO trigger levels of 1/8, 1/4, 1/2, 3/4, and 7/8
–Standard asynchronous communication bits for start, stop, and parity
–False-start bit detection
–Line-break generation and detection
–Fully programmable serial interface characteristics
•5, 6, 7, or 8 data bits
•Even, odd, stick, or no-parity bit generation/detection
•1 or 2 stop bit generation
–IrDA serial-IR (SIR) encoder/decoder providing
•Programmable use of IrDA Serial Infrared (SIR) or UART input/output
•Support of IrDA SIR encoder/decoder functions for data rates up to 115.2 Kbps half-duplex
•Support of normal 3/16 and low-power (1.41-2.23 μs) bit durations
•Programmable internal clock generator enabling division of reference clock by 1 to 256 for low-power mode bit duration
■Synchronous Serial Interface (SSI)
30 |
September 04, 2010 |
Texas Instruments-Production Data