Datasheet SN74LVTH273PWR, SN74LVTH273DBLE, SN74LVTH273DBR, SN74LVTH273DW, SN74LVTH273DWR Datasheet (Texas Instruments)

SN54LVTH273, SN74LVTH273

3.3-V ABT OCTAL D-TYPE FLIP-FLOPS
WITH CLEAR

SCBS136K – MAY 1992 – REVISED APRIL 1999

D

State-of-the-Art Advanced BiCMOS
Technology (ABT) Design for 3.3-V
Operation and Low Static-Power
Dissipation

D

Support Mixed-Mode Signal Operation
(5-V Input and Output Voltages With

3.3-V V

D

Support Unregulated Battery Operation

CC

)

Down to 2.7 V

D

Buffered Clock and Direct-Clear Inputs

D

Individual Data Input to Each Flip-Flop

D

Typical V
< 0.8 V at V

D

I

off

Supports Partial-Power-Down-Mode

(Output Ground Bounce)

OLP

= 3.3 V, TA = 25°C

CC

Operation

D

Bus Hold on Data Inputs Eliminates the
Need for External Pullup/Pulldown
Resistors

D

Latch-Up Performance Exceeds 500 mA Per
JESD 17

D

ESD Protection Exceeds 2000 V Per
MIL-STD-883, Method 3015; Exceeds 200 V
Using Machine Model (C = 200 pF, R = 0)

D

Package Options Include Plastic
Small-Outline (DW), Shrink Small-Outline
(DB), and Thin Shrink Small-Outline (PW)
Packages, Ceramic Chip Carriers (FK), and
Ceramic (J) DIPs

SN54LVTH273...J PACKAGE

SN74LVTH273.. . DB, DW, OR PW PACKAGE

SN54LVTH273. . . FK PACKAGE

2D
2Q
3Q
3D
4D

CLR

1Q
1D
2D
2Q
3Q
3D
4D
4Q

GND

4
5
6
7
8

9 10 11 12 13

(TOP VIEW)

1

20

2

19

3

18

4

17

5

16

6

15

7

14

8

13

9

12

10

11

(TOP VIEW)

GND

V

CLK

CC

5Q

1D1QCLR

3 2 1 20 19

4Q

V

CC

8Q
8D
7D
7Q
6Q
6D
5D
5Q
CLK

8Q

18
17
16
15
14

5D

8D
7D
7Q
6Q
6D

description

These octal D-type flip-flops are designed specifically for low-voltage (3.3-V) VCC operation, but with the
capability to provide a TTL interface to a 5-V system environment.

The ’L VTH273 devices are positive-edge-triggered flip-flops with a direct-clear input. Information at the data (D)
inputs meeting the setup-time requirements is transferred to the Q outputs on the positive-going edge of the
clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time
of the positive-going pulse. When the clock (CLK) input is at either the high or low level, the D-input signal has
no effect at the output.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.
These devices are fully specified for partial-power-down applications using I

outputs, preventing damaging current backflow through the devices when they are powered down.
The SN54LVTH273 is characterized for operation over the full military temperature range of –55°C to 125°C.

The SN74LVTH273 is characterized for operation from –40°C to 85°C.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

UNLESS OTHERWISE NOTED this document contains PRODUCTION
DATA information current as of publication date. Products conform to
specifications per the terms of Texas Instruments standard warranty.
Production processing does not necessarily include testing of all
parameters.

. The I

off

Copyright  1999, Texas Instruments Incorporated

circuitry disables the

off

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

1

SN54LVTH273, SN74LVTH273

OUTPUT

3.3-V ABT OCTAL D-TYPE FLIP-FLOPS
WITH CLEAR

SCBS136K – MAY 1992 – REVISED APRIL 1999

CLR

L X X L
H ↑ HH
H↑LL
HH or L X Q

FUNCTION TABLE

(each flip-flop)

INPUTS

CLK D

OUTPUT

Q

0

logic symbol

†

This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

†

CLR

CLK

1D
2D
3D

4D
5D
6D
7D
8D

1
11

3
4
7

8
13
14
17
18

R

C1

1D

logic diagram (positive logic)

CLK

1D

3 4 7 8 13 14 17 18

11

CLK(I)
1D

C1

R

2D

1D

C1

R

3D

1D

R

C1

4D

5D

1D

C1

R

1D

R

C1

12
15
16
19

2

1Q

5

2Q

6

3Q

9

4Q
5Q
6Q
7Q
8Q

6D

1D

C1

R

7D

1D

R

C1

8D

1D

C1

R

CLR

2

1

R

2 5 6 9 12 15 16 19

1Q

2Q

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

3Q

4Q

5Q

6Q

7Q

8Q

UNIT

SN54LVTH273, SN74LVTH273

3.3-V ABT OCTAL D-TYPE FLIP-FLOPS
WITH CLEAR

SCBS136K – MAY 1992 – REVISED APRIL 1999

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V
Input voltage range, V
Voltage range applied to any output in the power-off state, V
Voltage range applied to any output in the high state, V
Current into any output in the low state, I

–0.5 V to 4.6 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

CC

(see Note 1) –0.5 V to 7 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

I

O

: SN54LVTH273 96 mA. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

O

(see Note 1) –0.5 V to 7 V. . . . . . . . . . . . . . . .

O

(see Note 1) –0.5 V to V

CC

†

+ 0.5 V. . . . . . . . . . . . .

SN74LVTH273 128 mA. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Current into any output in the high state, I

(see Note 2): SN54LVTH273 48 mA. . . . . . . . . . . . . . . . . . . . . . .

O

SN74LVTH273 64 mA. . . . . . . . . . . . . . . . . . . . . . .

Input clamp current, I
Output clamp current, I
Package thermal impedance, θ

(V

< 0) –50 mA. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

IK

I

(V

< 0) –50 mA. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

OK

O

(see Note 3): DB package 115°C/W. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

JA

DW package 97°C/W. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

PW package 128°C/W. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Storage temperature range, T

†

Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This current flows only when the output is in the high state and VO > VCC.

3. The package thermal impedance is calculated in accordance with JESD 51.

–65°C to 150°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

stg

recommended operating conditions (see Note 4)

SN54LVTH273 SN74LVTH273

MIN MAX MIN MAX

V
V
V
V
I

OH

I

OL

∆t/∆v Input transition rise or fall rate 10 10 ns/V
T

NOTE 4: All unused control inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the TI application report,

Supply voltage 2.7 3.6 2.7 3.6 V

CC

High-level input voltage 2 2 V

IH

Low-level input voltage 0.8 0.8 V

IL

Input voltage 5.5 5.5 V

I

High-level output current –24 –32 mA
Low-level output current 48 64 mA

Operating free-air temperature –55 125 –40 85 °C

A

Implications of Slow or Floating CMOS Inputs

, literature number SCBA004.

PRODUCT PREVIEW information concerns products in the formative or
design phase of development. Characteristic data and other
specifications are design goals. Texas Instruments reserves the right to
change or discontinue these products without notice.

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

3

SN54LVTH273, SN74LVTH273

PARAMETER

TEST CONDITIONS

UNIT

V

V

V

3 V

V

V

V

V

V

V

I

A

Data inputs

V

V

V

V

I

I(hold)

Data in uts

µA

I

CC

,

O

,

mA

tsuSetup time

ns

3.3-V ABT OCTAL D-TYPE FLIP-FLOPS
WITH CLEAR

SCBS136K – MAY 1992 – REVISED APRIL 1999

electrical characteristics over recommended operating free-air temperature range (unless
otherwise noted)

SN54LVTH273 SN74LVTH273

MIN TYP†MAX MIN TYP†MAX

V

IK

OH

OL

I

I

off

CC

∆I

CC

C

i

†

All typical values are at VCC = 3.3 V, TA = 25°C.

‡

This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

§

This is the increase in supply current for each input that is at the specified TTL voltage level rather than VCC or GND.

Control inputs VCC = 3.6 V, VI = VCC or GND ±1 ±1

p

p

§

VCC = 2.7 V, II = –18 mA –1.2 –1.2 V
VCC = 2.7 V to 3.6 V, IOH = –100 µA VCC–0.2 VCC–0.2
VCC = 2.7 V, IOH = –8 mA 2.4 2.4

=

CC

= 2.7

CC

= 3

CC

VCC = 0 or 3.6 V, VI = 5.5 V 10 10

= 3.6

CC

VCC = 0, VI or VO = 0 to 4.5 V ±100 µA

= 3

CC

VCC = 3.6 V‡, VI = 0 to 3.6 V

V

= 3.6 V, I

VI = VCC or GND
VCC = 3 V to 3.6 V, One input at VCC – 0.6 V,

Other inputs at VCC or GND
VI = 3 V or 0 4 4 pF

= 0,

IOH = –24 mA 2
IOH = –32 mA 2
IOL = 100 µA 0.2 0.2
IOL = 24 mA 0.5 0.5
IOL = 16 mA 0.4 0.4
IOL = 32 mA 0.5 0.5
IOL = 48 mA 0.55
IOL = 64 mA 0.55

VI = V

CC

VI = 0 –5 –5

VI = 0.8 V 75 75
VI = 2 V –75 –75

Outputs high 0.19 0.19
Outputs low 5 5

1 1

500

–750

0.2 0.2 mA

µ

timing requirements over recommended operating free-air temperature range (unless otherwise
noted) (see Figure 1)

SN54LVTH273 SN74LVTH273

f

clock

t

w

t

h

PRODUCT PREVIEW information concerns products in the formative or
design phase of development. Characteristic data and other
specifications are design goals. Texas Instruments reserves the right to
change or discontinue these products without notice.

4

Clock frequency 150 150 MHz
Pulse duration 3.3 3.3 3.3 3.3 ns

p

Hold time, data high or low after CLK↑ 0 0 0 0 ns

Data high or low before CLK↑ 2.3 2.7 2.3 2.7
CLR high before CLK↑ 2.3 2.7 2.3 2.7

VCC = 3.3 V

± 0.3 V

MIN MAX MIN MAX MIN MAX MIN MAX

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

VCC = 2.7 V

VCC = 3.3 V

± 0.3 V

VCC = 2.7 V

UNIT

CLK

Any Q

ns

SN54LVTH273, SN74LVTH273

3.3-V ABT OCTAL D-TYPE FLIP-FLOPS
WITH CLEAR

SCBS136K – MAY 1992 – REVISED APRIL 1999

switching characteristics over recommended operating free-air temperature range, CL = 50 pF
(unless otherwise noted) (see Figure 1)

SN54LVTH273 SN74LVTH273

PARAMETER

f

max

t

PLH

t

PHL

t

PHL

†

All typical values are at VCC = 3.3 V, TA = 25°C.

FROM

(INPUT)

CLR Any Q 1.5 4.4 4.8 1.6 2.7 4.3 4.7 ns

TO

(OUTPUT)

VCC = 3.3 V

± 0.3 V

MIN MAX MIN MAX MIN TYP†MAX MIN MAX

150 150 MHz

1.6 5 5.6 1.7 3.2 4.9 5.5

1.8 4.9 5.2 1.9 3.2 4.8 5.1

VCC = 2.7 V

VCC = 3.3 V

± 0.3 V

VCC = 2.7 V

UNIT

PRODUCT PREVIEW information concerns products in the formative or
design phase of development. Characteristic data and other
specifications are design goals. Texas Instruments reserves the right to
change or discontinue these products without notice.

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

5

SN54LVTH273, SN74LVTH273

3.3-V ABT OCTAL D-TYPE FLIP-FLOPS
WITH CLEAR

SCBS136K – MAY 1992 – REVISED APRIL 1999

PARAMETER MEASUREMENT INFORMATION

6 V

From Output

Under Test

CL = 50 pF

(see Note A)

500 Ω

500 Ω

S1

GND

Open

TEST S1

t

PLH/tPHL

t

PLZ/tPZL

t

PHZ/tPZH

Open

6 V

GND

LOAD CIRCUIT

t

w

Input

Input

Output

Output

INVERTING AND NONINVERTING OUTPUTS

NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, ZO = 50 Ω , tr ≤ 2.5 ns, tf≤ 2.5 ns.
D. The outputs are measured one at a time with one transition per measurement.

1.5 V

VOLTAGE WAVEFORMS

PULSE DURATION

1.5 V 1.5 V

t

PLH

1.5 V

t

PHL

VOLTAGE WAVEFORMS

PROPAGATION DELAY TIMES

Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

1.5 V

1.5 V

1.5 V1.5 V

t

PHL

t

PLH

2.7 V

0 V

V

OH

V

OL

V

OH

V

OL

2.7 V

0 V

Timing Input

Data Input

Output

Control

Output

Waveform 1

S1 at 6 V

(see Note B)

Output

Waveform 2

S1 at GND

(see Note B)

1.5 V

t

su

1.5 V 1.5 V

VOLTAGE WAVEFORMS

SETUP AND HOLD TIMES

t

PZL

1.5 V

t

PZH

1.5 V

VOLTAGE WAVEFORMS

ENABLE AND DISABLE TIMES

LOW- AND HIGH-LEVEL ENABLING

t

h

1.5 V1.5 V

t

VOL + 0.3 V

t

VOH – 0.3 V

PLZ

PHZ

2.7 V

0 V

2.7 V

0 V

2.7 V

0 V

3 V

V

OL

V

OH

≈ 0 V

Figure 1. Load Circuit and Voltage Waveforms

6

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

IMPORTANT NOTICE

T exas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue
any product or service without notice, and advise customers to obtain the latest version of relevant information
to verify, before placing orders, that information being relied on is current and complete. All products are sold
subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those
pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in
accordance with TI’s standard warranty. Testing and other quality control techniques are utilized to the extent
TI deems necessary to support this warranty . Specific testing of all parameters of each device is not necessarily
performed, except those mandated by government requirements.

CERT AIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF
DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE (“CRITICAL
APPLICATIONS”). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR
WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER
CRITICAL APPLICA TIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERST OOD TO
BE FULLY AT THE CUSTOMER’S RISK.

In order to minimize risks associated with the customer’s applications, adequate design and operating
safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent
that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other
intellectual property right of TI covering or relating to any combination, machine, or process in which such
semiconductor products or services might be or are used. TI’s publication of information regarding any third
party’s products or services does not constitute TI’s approval, warranty or endorsement thereof.

Copyright  1999, Texas Instruments Incorporated