The SN74LVCR162245 is designed for asynchronous communication between data buses. The control
function implementation minimizes external timing requirements.
This device can be used as two 8-bit transceivers or one 16-bit transceiver. It allows data transmission from the
A bus to the B bus or from the B bus to the A bus, depending upon the logic level at the direction-control (DIR)
input. The output-enable (OE) input can be used to disable the device so that the buses are effectively isolated.
All outputs, which are designed to sink up to 12 mA, include 26-Ω resistors to reduce overshoot and undershoot.
Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.
T o ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
The SN74LVCR162245 is characterized for operation from –40°C to 85°C.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
EPIC and Widebus are a trademarks of Texas Instruments Incorporated.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
Copyright 1995, Texas Instruments Incorporated
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
1
SN74LVCR162245
OPERATION
16-BIT BUS TRANSCEIVER
WITH 3-STATE OUTPUTS
SCES047 - AUGUST 1995
FUNCTION TABLE
(each 8-bit section)
INPUTS
OEDIR
LLB data to A bus
LHA data to B bus
HXIsolation
logic symbol
48
1OE
2OE
1A1
1A2
1A3
1A4
1A5
1A6
1A7
1A8
2A1
2A2
2A3
2A4
2A5
2A6
2A7
2A8
1
25
24
47
46
44
43
41
40
38
37
36
35
33
32
30
29
27
26
1DIR
2DIR
†
G3
3 EN1 [BA]
3 EN2 [AB]
G6
6 EN4 [BA]
6 EN5 [AB]
1
2
4
5
2
3
5
6
8
9
11
12
13
14
16
17
19
20
22
23
logic diagram (positive logic)
1
1DIR
47
1A1
1B1
1B2
1B3
1B4
1B5
1B6
1B7
1B8
2B1
2B2
2B3
2B4
2B5
2B6
2B7
2B8
2DIR
2A1
24
36
To Seven Other Channels
48
25
13
1OE
2
1B1
2OE
2B1
†
This symbol is in accordance with ANSI/IEEE Std 91-1984
and IEC Publication 617-12.
2
To Seven Other Channels
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
IOHHigh-level output current
mA
IOLLow-level output current
mA
SN74LVCR162245
16-BIT BUS TRANSCEIVER
WITH 3-STATE OUTPUTS
SCES047 - AUGUST 1995
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage range, V
Input voltage range, VI: Except I/O ports (see Note 1) –0.5 V to VCC + 4.6 V. . . . . . . . . . . . . . . . . . . . . . . . . .
Output voltage range, VO (see Notes 1 and 2) –0.5 V to VCC + 0.5 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Maximum power dissipation at TA = 55°C (in still air) (see Note 3):DGG package 0.85 W. . . . . . . . . . . . . . .
Storage temperature range, T
†
Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. This value is limited to 4.6 V maximum.
3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.
For more information, refer to the
For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.
‡
All typical values are at VCC = 3.3 V, TA = 25°C.
§
For I/O ports, the parameter IOZ includes the input leakage current.
Control inputsVI = VCC or GND3.3 V2.5pF
i
A or B portsVO = VCC or GND3.3 V3.5pF
io
IOH = –8 mA,VIH = 2 V2.7 V2
IOH = –6 mA,VIH = 2 V3 V2.4
IOH = –12 mA,VIH = 2 V3 V2
IOH = –100 µAMIN to MAX0.2
IOH = –4 mA,VIL = 0.8 V2.7 V0.4
IOH = –8 mA,VIL = 0.8 V2.7 V0.6
IOH = –6 mA,VIL = 0.8 V3 V0.55
IOH = –12 mA,VIL = 0.8 V3 V0.8
VI = VCC or GND3.6 V±5µA
VI = 0.8 V
VI = 2 V
VI = 0 to 3.6 V3.6 V±500µA
VO = VCC or GND3.6 V±10µA
VI = VCC or GND,IO = 03.6 V20µA
One input at VCC – 0.6 V,Other inputs at VCC or GND2.7 V to 3.6 V500µA
CC
†
MIN TYP‡MAXUNIT
V
V
75
–75
µ
switching characteristics over recommended ranges of supply voltage and operating free-air
temperature, C
PARAMETER
t
pd
t
en
t
dis
operating characteristics, V
pd
= 50 pF (unless otherwise noted) (see Figure 1)
L
FROM
A or BB or A1.57.51.58.5ns
OE
OE
= 3.3 V, TA = 25
CC
PARAMETERTEST CONDITIONSTYPUNIT
p
p
p
_
C
Outputs enabled
Outputs enabled
TO
A or B1.591.510ns
A or B1.57.51.58.5ns
VCC = 3.3 V
± 0.3 V
MINMAXMINMAX
p
= 50 pF, f = 10 MHz
L
VCC = 2.7 V
20
2
UNIT
p
4
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
From Output
Under Test
CL = 50 pF
(see Note A)
PARAMETER MEASUREMENT INFORMATION
6 V
t
PLH/tPHL
t
PLZ/tPZL
t
PHZ/tPZH
500 Ω
500 Ω
S1
Open
GND
SN74LVCR162245
16-BIT BUS TRANSCEIVER
WITH 3-STATE OUTPUTS
SCES047 - AUGUST 1995
TESTS1
Open
6 V
GND
LOAD CIRCUIT FOR OUTPUTS
t
w
Input
Output
Output
1.5 V1.5 V
VOLTAGE WAVEFORMS
PULSE DURATION
Input
t
PLH
t
PHL
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS
1.5 V1.5 V
1.5 V
VOLTAGE WAVEFORMS
t
PHL
1.5 V
t
PLH
1.5 V1.5 V
2.7 V
0 V
V
OH
V
OL
V
OH
V
OL
2.7 V
0 V
Timing Input
Data Input
Output
Control
Output
Waveform 1
S1 at 6 V
(see Note B)
Output
Waveform 2
S1 at GND
(see Note B)
1.5 V
t
su
1.5 V1.5 V
VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES
t
PZL
t
PLZ
1.5 V
t
t
PZH
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING
PHZ
1.5 V
VOLTAGE WAVEFORMS
t
h
1.5 V1.5 V
VOL + 0.3 V
VOH – 0.3 V
2.7 V
0 V
2.7 V
0 V
2.7 V
0 V
3 V
V
OL
V
OH
[
0 V
NOTES: A. CL includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, ZO = 50 Ω, tr ≤ 2.5 ns, tf≤ 2.5 ns.
D. The outputs are measured one at a time with one transition per measurement.
E. t
F. t
G. t
PLZ
PZL
PHL
and t
and t
and t
are the same as t
PHZ
are the same as t
PZH
are the same as tpd.
PLH
dis
den
.
Figure 1. Load Circuit and Voltage Waveforms
.
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
5
IMPORTANT NOTICE
T exas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue
any product or service without notice, and advise customers to obtain the latest version of relevant information
to verify, before placing orders, that information being relied on is current and complete. All products are sold
subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those
pertaining to warranty, patent infringement, and limitation of liability.
TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in
accordance with TI’s standard warranty. Testing and other quality control techniques are utilized to the extent
TI deems necessary to support this warranty . Specific testing of all parameters of each device is not necessarily
performed, except those mandated by government requirements.
CERTAIN APPLICA TIONS USING SEMICONDUCTOR PRODUCTS MA Y INVOLVE POTENTIAL RISKS OF
DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE (“CRITICAL
APPLICATIONS”). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR
WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER
CRITICAL APPLICA TIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERST OOD TO
BE FULLY AT THE CUSTOMER’S RISK.
In order to minimize risks associated with the customer’s applications, adequate design and operating
safeguards must be provided by the customer to minimize inherent or procedural hazards.
TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent
that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other
intellectual property right of TI covering or relating to any combination, machine, or process in which such
semiconductor products or services might be or are used. TI’s publication of information regarding any third
party’s products or services does not constitute TI’s approval, warranty or endorsement thereof.
Copyright 1998, Texas Instruments Incorporated
Loading...
+ hidden pages
You need points to download manuals.
1 point = 1 manual.
You can buy points or you can get point for every manual you upload.