TEXAS INSTRUMENTS SN74LVC2G66 Technical data

www.ti.com
DCT OR DCU PACKAGE
(TOP VIEW)
1 2 3 4
8 7 6 5
1A 1B 2C
GND
V
CC
4 3 2 1
5 6 7 8
GND
2A 2B 1C V
CC
YEA, YEP, YZA, OR YZP PACKAGE
(BOTTOM VIEW)
查询SN74LVC2G66DCTR供应商
SN74LVC2G66
DUAL BILATERAL ANALOG SWITCH
SCES325H – JULY 2001 – REVISED JULY 2005
FEATURES
Available in the Texas Instruments
NanoStar™ and NanoFree™ Packages
1.65-V to 5.5-V V
Inputs Accept Voltages to 5.5 V
Max tpdof 0.8 ns at 3.3 V
High On-Off Output Voltage Ratio
High Degree of Linearity
High Speed, Typically 0.5 ns
(V
= 3 V, C
CC
L
Rail-to-Rail Input/Output
Low On-State Resistance, Typically 6
(V
= 4.5 V)
CC
Latch-Up Performance Exceeds 100 mA Per
JESD 78, Class II
DESCRIPTION/ORDERING INFORMATION
This dual bilateral analog switch is designed for 1.65-V to 5.5-V V The SN74LVC2G66 can handle both analog and digital signals. The device permits signals with amplitudes of up
to 5.5 V (peak) to be transmitted in either direction. NanoStar™ and NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the
die as the package. Each switch section has its own enable-input control (C). A high-level voltage applied to C turns on the
associated switch section. Applications include signal gating, chopping, modulation or demodulation (modem), and signal multiplexing for
analog-to-digital and digital-to-analog conversion systems.
Operation
CC
= 50 pF)
operation.
CC
T
A
NanoStar™ WCSP (DSBGA)
0.17-mm Small Bump YEA NanoFree™ WCSP (DSBGA)
0.17-mm Small Bump YZA (Pb-free) NanoStar™ WCSP (DSBGA)
–40°C to 85°C
(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at
www.ti.com/sc/package.
(2) DCT: The actual top-side marking has three additional characters that designate the year, month, and assembly/test site.
DCU: The actual top-side marking has one additional character that designates the assembly/test site. YEA/YZA, YEP/YZP: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following character to designate the assembly/test site. Pin 1 identifier indicates solder-bump composition (1 = SnPb, = Pb-free).
NanoStar, NanoFree are trademarks of Texas Instruments.
PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.
0.23-mm Large Bump YEP NanoFree™ WCSP (DSBGA)
0.23-mm Large Bump YZP (Pb-free) SSOP DCT Reel of 3000 SN74LVC2G66DCTR C66_ _ _
VSSOP DCU C66_
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
ORDERING INFORMATION
PACKAGE
(1)
Reel of 3000 _ _ _C6_
Reel of 3000 SN74LVC2G66DCUR Reel of 250 SN74LVC2G66DCUT
ORDERABLE PART NUMBER TOP-SIDE MARKING
SN74LVC2G66YEAR
SN74LVC2G66YZAR
SN74LVC2G66YEPR
SN74LVC2G66YZPR
Copyright © 2001–2005, Texas Instruments Incorporated
(2)
www.ti.com
1B
1C
1A
1
7
2
One of Two Switches
SN74LVC2G66 DUAL BILATERAL ANALOG SWITCH
SCES325H – JULY 2001 – REVISED JULY 2005
FUNCTION TABLE
(EACH SECTION)
CONTROL
INPUT SWITCH
(C)
L Off H On
LOGIC DIAGRAM, EACH SWITCH (POSITIVE LOGIC)
Absolute Maximum Ratings
(1)
over operating free-air temperature range (unless otherwise noted)
MIN MAX UNIT
V
Supply voltage range
CC
V
Input voltage range
I
V
Switch I/O voltage range
O
I
Control input clamp current VI< 0 –50 mA
IK
I
I/O port diode current V
I/OK
I
On-state switch current V
T
Continuous current through V
θ
Package thermal impedance
JA
T
Storage temperature range –65 150 °C
stg
(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating
conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. (2) All voltages are with respect to ground, unless otherwise specified. (3) The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed. (4) This value is limited to 5.5 V maximum. (5) The package thermal impedance is calculated in accordance with JESD 51-7.
(2)
(2) (3)
(2) (3) (4)
< 0 or V
I/O
= 0 to V
I/O
or GND ±100 mA
CC
> V
I/O
CC
CC
–0.5 6.5 V –0.5 6.5 V –0.5 V
CC
DCT package 220
(5)
DCU package 227 YEA/YZA package 140 YEP/YZP package 102
+ 0.5 V
–50 mA ±50 mA
°C/W
2
www.ti.com
SN74LVC2G66
DUAL BILATERAL ANALOG SWITCH
SCES325H – JULY 2001 – REVISED JULY 2005
Recommended Operating Conditions
V V
V
V
V
t/ v Input transition rise/fall time ns/V
T
(1) All unused inputs of the device must be held at V
Supply voltage 1.65 5.5 V
CC
I/O port voltage 0 V
I/O
High-level input voltage, control input V
IH
Low-level input voltage, control input V
IL
Control input voltage 0 5.5 V
I
Operating free-air temperature –40 85 °C
A
Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
(1)
V
= 1.65 V to 1.95 V V
CC
V
= 2.3 V to 2.7 V V
CC
V
= 3 V to 3.6 V V
CC
V
= 4.5 V to 5.5 V V
CC
V
= 1.65 V to 1.95 V V
CC
V
= 2.3 V to 2.7 V V
CC
V
= 3 V to 3.6 V V
CC
V
= 4.5 V to 5.5 V V
CC
V
= 1.65 V to 1.95 V 20
CC
V
= 2.3 V to 2.7 V 20
CC
V
= 3 V to 3.6 V 10
CC
V
= 4.5 V to 5.5 V 10
CC
or GND to ensure proper device operation. Refer to the TI application report,
CC
× 0.65
CC
× 0.7
CC
× 0.7
CC
× 0.7
CC
MIN MAX UNIT
× 0.35
CC
× 0.3
CC
× 0.3
CC
× 0.3
CC
V
CC
3
www.ti.com
SN74LVC2G66 DUAL BILATERAL ANALOG SWITCH
SCES325H – JULY 2001 – REVISED JULY 2005
Electrical Characteristics
over recommended operating free-air temperature range (unless otherwise noted)
PARAMETER TEST CONDITIONS V
r
r
r
I
I
I
I
I C C C
On-state switch resistance VC= V
on
Peak on-state resistance VC= V
on(p)
Difference of on-state resistance
on
between switches
Off-state switch leakage current VI= GND and VO= VCC, 5.5 V µ A
S(off)
On-state switch leakage current 5.5 V µ A
S(on)
Control input current VC= V
I
Supply current VC= V
CC
Supply-current change VC= V
CC
Control input capacitance 5 V 3.5 pF
ic
Switch input/output capacitance 5 V 6 pF
io(off)
Switch input/output capacitance 5 V 14 pF
io(on)
(1) TA= 25°C
VI= V (see Figure 1 and Figure 2 )
VI= V (see Figure 1 and Figure 2 )
VI= V VC= V (see Figure 1 and Figure 2 )
VI= V VC= VIL(see Figure 3 )
VI= V (see Figure 4 )
or GND,
CC
IH
to GND,
CC
IH
to GND,
CC
IH
and VO= GND or ±1
CC
or GND, VC= VIH, VO= Open
CC
or GND 5.5 V µ A
CC
or GND 5.5 V µ A
CC
0.6 V 5.5 V 500 µ A
CC
MIN TYP
CC
(1)
MAX UNIT
IS= 4 mA 1.65 V 12.5 30 IS= 8 mA 2.3 V 9 20 IS= 24 mA 3 V 7.5 15 IS= 32 mA 4.5 V 6 10 IS= 4 mA 1.65 V 85 120 IS= 8 mA 2.3 V 22 30 IS= 24 mA 3 V 12 20 IS= 32 mA 4.5 V 7.5 15 IS= 4 mA 1.65 V 7 IS= 8 mA 2.3 V 5 IS= 24 mA 3 V 3 IS= 32 mA 4.5 V 2
±0.1
±0.1
±0.1
(1) (1)
(1)
±1
(1)
±1
(1)
10
(1)
1
Switching Characteristics
over recommended operating free-air temperature range (unless otherwise noted) (see Figure 5 )
V
= 1.8 V V
PARAMETER UNIT
(1)
t
pd
(2)
t
en
(3)
t
dis
(1) t (2) t
(3) t
and t
PLH
switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).
and t
PZL
and t
PLZ
are the same as tpd. The propagation delay is the calculated RC time constant of the typical on-state resistance of the
PHL
are the same as ten.
PZH
are the same as t
PHZ
FROM TO
(INPUT) (OUTPUT)
A or B B or A 2 1.2 0.8 0.6 ns
C A or B 2.3 10 1.6 5.6 1.5 4.4 1.3 3.9 ns C A or B 2.5 10.5 1.2 6.9 2 7.2 1.1 6.3 ns
.
dis
CC
± 0.15 V ± 0.2 V ± 0.3 V ± 0.5 V
MIN MAX MIN MAX MIN MAX MIN MAX
4
= 2.5 V V
CC
= 3.3 V V
CC
CC
= 5 V
www.ti.com
DUAL BILATERAL ANALOG SWITCH
SCES325H – JULY 2001 – REVISED JULY 2005
Analog Switch Characteristics
TA= 25°C
PARAMETER TEST CONDITIONS V
Frequency response
(switch on)
Crosstalk
(between switches)
Crosstalk
(control input to signal output)
Feedthrough attenuation
(switch off)
Sine-wave distortion A or B B or A %
(1) Adjust finvoltage to obtain 0 dBm at input.
(1)
FROM TO
(INPUT) (OUTPUT)
CL= 50 pF, RL= 600 , fin= sine wave (see Figure 6 )
A or B B or A MHz
CL= 5 pF, RL= 50 , fin= sine wave (see Figure 6 )
CL= 50 pF, RL= 600 , fin= 1 MHz (sine wave) (see Figure 7 )
A or B B or A dB
CL= 5 pF, RL= 50 , fin= 1 MHz (sine wave) (see Figure 7 )
CL= 50 pF, RL= 600 ,
C A or B fin= 1 MHz (square wave) mV
(see Figure 8 )
CL= 50 pF, RL= 600 , fin= 1 MHz (sine wave) (see Figure 9 )
A or B B or A dB
CL= 5 pF, RL= 50 , fin= 1 MHz (sine wave) (see Figure 9 )
CL= 50 pF, RL= 10 k , fin= 1 kHz (sine wave) (see Figure 10 )
CL= 50 pF, RL= 10 k , fin= 10 kHz (sine wave) (see Figure 10 )
CC
1.65 V 35
2.3 V 120 3 V 175
4.5 V 195
1.65 V >300
2.3 V >300 3 V >300
4.5 V >300
1.65 V –58
2.3 V –58 3 V –58
4.5 V –58
1.65 V –42
2.3 V –42 3 V –42
4.5 V –42
1.65 V 35
2.3 V 50 3 V 70
4.5 V 100
1.65 V –58
2.3 V –58 3 V –58
4.5 V –58
1.65 V –42
2.3 V –42 3 V –42
4.5 V –42
1.65 V 0.1
2.3 V 0.025 3 V 0.015
4.5 V 0.01
1.65 V 0.15
2.3 V 0.025 3 V 0.015
4.5 V 0.01
SN74LVC2G66
TYP UNIT
Operating Characteristics
TA= 25°C
V
= 1.8 V V
PARAMETER UNIT
C
Power dissipation capacitance f = 10 MHz 8 9 9.5 11 pF
pd
TEST
CONDITIONS
CC
TYP TYP TYP TYP
= 2.5 V V
CC
= 3.3 V V
CC
= 5 V
CC
5
www.ti.com
V
CC
VI = V
CC
or GND
V
O
r
on
V
I
V
O
I
S
V
I
- V
O
GND(On)
V
B or A
C
A or B
V
CC
V
IH
V
C
I
S
100
10
1
0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5
VCC = 1.65 V
VCC = 2.3 V
VCC = 3.0 V
VCC = 4.5 V
VIN - V
r
on
-
SN74LVC2G66 DUAL BILATERAL ANALOG SWITCH
SCES325H – JULY 2001 – REVISED JULY 2005
PARAMETER MEASUREMENT INFORMATION
Figure 1. On-State Resistance Test Circuit
Figure 2. Typical ronas a Function of Input Voltage (V
) for VI= 0 to V
I
CC
6
Loading...
+ 13 hidden pages