TEXAS INSTRUMENTS SN54HC32, SN74HC32 Technical data
SOIC – D
HC32
–40°C to 85°C
TSSOP – PW
HC32
–55°C to 125°C
f
查询5962-8404501VCA供应商
SN54HC32, SN74HC32
QUADRUPLE 2-INPUT POSITIVE-OR GATES
SCLS200D – DECEMBER 1982 – REVISED AUGUST 2003
D
Wide Operating Voltage Range of 2 V to 6 V
D
Outputs Can Drive Up To 10 LSTTL Loads
D
Low Power Consumption, 20-µA Max I
SN54HC32 ...J OR W PACKAGE
SN74HC32 . . . D, DB, N, NS, OR PW PACKAGE
1A
1B
1Y
2A
2B
2Y
GND
(TOP VIEW)
1
14
2
13
3
12
4
11
5
10
6
7
V
CC
4B
4A
4Y
3B
9
3A
8
3Y
CC
D
Typical t
D
±4-mA Output Drive at 5 V
D
Low Input Current of 1 µA Max
SN54HC32 . . . FK PACKAGE
1Y
NC
2A
NC
2B
NC – No internal connection
= 8 ns
pd
(TOP VIEW)
1B1ANC
3212019
4
5
6
7
8
910111213
2Y
GND
NC
V
3Y
CC
4B
18
17
16
15
14
3A
4A
NC
4Y
NC
3B
description/ordering information
The ’HC32 devices contain four independent 2-input OR gates. They perform the Boolean function
Y+A
• B or Y+A)B
in positive logic.
ORDERING INFORMA TION
T
A
PDIP – N Tube of 25 SN74HC32N SN74HC32N
SOP – NS Reel of 2000 SN74HC32NSR HC32
SSOP – DB Reel of 2000 SN74HC32DBR HC32
CDIP – J Tube of 25 SNJ54HC32J SNJ54HC32J
CFP – W T ube of 150 SNJ54HC32W SNJ54HC32W
LCCC – FK Tube of 55 SNJ54HC32FK SNJ54HC32FK
†
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are
available at www.ti.com/sc/package.
PACKAGE
†
Tube of 50 SN74HC32D
Reel of 2500 SN74HC32DR
Reel of 250 SN74HC32DT
Tube of 90 SN74HC32PW
Reel of 2000 SN74HC32PWR
Reel of 250 SN74HC32PWT
ORDERABLE
PART NUMBER
TOP-SIDE
MARKING
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications o
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
Copyright 2003, Texas Instruments Incorporated
On products compliant to MIL-PRF-38535, all parameters are tested
unless otherwise noted. On all other products, production
processing does not necessarily include testing of all parameters.
1
SN54HC32, SN74HC32
OUTPUT
OUTPUT
UNIT
VIHHigh-level input voltage
V
IH
VILLow-level input voltage
V
IL
v
Input transition rise/fall time
ns
QUADRUPLE 2-INPUT POSITIVE-OR GATES
SCLS200D – DECEMBER 1982 – REVISED AUGUST 2003
FUNCTION TABLE
(each gate)
INPUTS
A B
H X H
X HH
L L L
logic diagram (positive logic)
Y
A
B
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage range, V
Input clamp current, I
Output clamp current, I
Continuous output current, I
Continuous current through V
Package thermal impedance, θ
–0.5 V to 7 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
CC
(VI < 0 or VI > VCC) (see Note 1) ±20 mA. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
IK
(VO < 0 or VO > VCC) (see Note 1) ±20 mA. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
OK
(VO = 0 to VCC) ±25 mA. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
O
or GND ±50 mA. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
CC
(see Note 2): D package 86°C/W. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
JA
Y
†
DB package 96°C/W. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
N package 80°C/W. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
NS package 76°C/W. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
PW package 113°C/W. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Storage temperature range, T
†
Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. The package thermal impedance is calculated in accordance with JESD 51-7.
–65°C to 150°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
stg
recommended operating conditions (see Note 3)
SN54HC32 SN74HC32
MIN NOM MAX MIN NOM MAX
V
V
V
∆t/∆
T
NOTE 3: All unused inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the TI application report,
Supply voltage 2 5 6 2 5 6 V
CC
VCC = 2 V 1.5 1.5
VCC = 4.5 V 3.15 3.15
VCC = 6 V 4.2 4.2
VCC = 2 V 0.5 0.5
VCC = 4.5 V 1.35 1.35
VCC = 6 V 1.8 1.8
Input voltage 0 V
I
Output voltage 0 V
O
VCC = 2 V 1000 1000
VCC = 4.5 V 500 500
VCC = 6 V 400 400
Operating free-air temperature –55 125 –40 85 °C
A
Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
CC
CC
0 V
0 V
CC
CC
V
V
2
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
SN54HC32, SN74HC32
PARAMETER
TEST CONDITIONS
V
CC
UNIT
IOH = –20 µA
V
OH
VI = VIH or V
IL
OH
V
OH
IIH IL
IOL = 20 µA
V
OL
VI = VIH or V
IL
OL
V
OL
IIH IL
FROM
TO
PARAMETER
FROM
TO
V
CC
UNIT
tpdA or B
Y
ns
pd
ttY
ns
t
QUADRUPLE 2-INPUT POSITIVE-OR GATES
SCLS200D – DECEMBER 1982 – REVISED AUGUST 2003
electrical characteristics over recommended operating free-air temperature range (unless
otherwise noted)
TA = 25°C SN54HC32 SN74HC32
MIN TYP MAX MIN MAX MIN MAX
2 V 1.9 1.998 1.9 1.9
4.5 V 4.4 4.499 4.4 4.4
6 V 5.9 5.999 5.9 5.9
IOH = –4 mA 4.5 V 3.98 4.3 3.7 3.84
IOH = –5.2 mA 6 V 5.48 5.8 5.2 5.34
2 V 0.002 0.1 0.1 0.1
4.5 V 0.001 0.1 0.1 0.1
6 V 0.001 0.1 0.1 0.1
IOL = 4 mA 4.5 V 0.17 0.26 0.4 0.33
IOL = 5.2 mA 6 V 0.15 0.26 0.4 0.33
I
I
C
I
CC
i
VI = VCC or 0 6 V ±0.1 ±100 ±1000 ±1000 nA
VI = VCC or 0, IO = 0 6 V 2 40 20 µA
2 V to 6 V 3 10 10 10 pF
switching characteristics over recommended operating free-air temperature range, CL = 50 pF
(unless otherwise noted) (see Figure 1)
TA = 25°C SN54HC32 SN74HC32
(INPUT)
(OUTPUT)
MIN TYP MAX MIN MAX MIN MAX
2 V 50 100 150 125
4.5 V 10 20 30 25
6 V 8 17 25 21
2 V 38 75 110 95
4.5 V 8 15 22 19
6 V 6 13 19 16
operating characteristics, TA = 25°C
PARAMETER TEST CONDITIONS TYP UNIT
C
Power dissipation capacitance per gate No load 20 pF
pd
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
3
SN54HC32, SN74HC32
V
PLH
PHL
QUADRUPLE 2-INPUT POSITIVE-OR GATES
SCLS200D – DECEMBER 1982 – REVISED AUGUST 2003
PARAMETER MEASUREMENT INFORMATION
From Output
Under Test
LOAD CIRCUIT
Input
NOTES: A. CL includes probe and test-fixture capacitance.
90% 90%
t
r
VOLTAGE WAVEFORM
INPUT RISE AND FALL TIMES
B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following
characteristics: PRR ≤ 1 MHz, ZO = 50 Ω, tr = 6 ns, tf = 6 ns.
C. The outputs are measured one at a time with one input transition per measurement.
D. t
and t
Test
Point
CL = 50 pF
(see Note A)
50%50%
are the same as tpd.
V
CC
10%10%
0 V
t
f
Figure 1. Load Circuit and Voltage Waveforms
Input
In-Phase
Output
Out-of-Phase
Output
50%
t
PLH
90% 90%
t
PHL
50% 50%
10% 10%
PROPAGATION DELAY AND OUTPUT TRANSITION TIMES
VOLTAGE WAVEFORMS
50%
t
PHL
50%50%
t
r
t
PLH
t
f
CC
0 V
V
OH
10%10%
V
OL
t
f
V
OH
90%90%
V
OL
t
r
4
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
PACKAGE OPTION ADDENDUM
www.ti.com
PACKAGING INFORMATION
Orderable Device Status
5962-8404501VCA ACTIVE CDIP J 14 1 TBD Call TI Level-NC-NC-NC
5962-8404501VDA ACTIVE CFP W 14 1 TBD Call TI Level-NC-NC-NC
84045012A ACTIVE LCCC FK 20 1 TBD Call TI Level-NC-NC-NC
8404501CA ACTIVE CDIP J 14 1 TBD Call TI Level-NC-NC-NC
8404501DA ACTIVE CFP W 14 1 TBD Call TI Level-NC-NC-NC
JM38510/65201B2A ACTIVE LCCC FK 20 1 TBD Call TI Level-NC-NC-NC
JM38510/65201BCA ACTIVE CDIP J 14 1 TBD Call TI Level-NC-NC-NC
JM38510/65201BDA ACTIVE CFP W 14 1 TBD Call TI Level-NC-NC-NC
SN54HC32J ACTIVE CDIP J 14 1 TBD Call TI Level-NC-NC-NC
SN74HC32D ACTIVE SOIC D 14 50 Green (RoHS &
SN74HC32DBLE OBSOLETE SSOP DB 14 TBD Call TI Call TI
SN74HC32DBR ACTIVE SSOP DB 14 2000 Green(RoHS &
SN74HC32DBRE4 ACTIVE SSOP DB 14 2000 Green (RoHS &
SN74HC32DE4 ACTIVE SOIC D 14 50 Green (RoHS &
SN74HC32DG4 ACTIVE SOIC D 14 50 Green (RoHS &
SN74HC32DR ACTIVE SOIC D 14 2500 Green (RoHS &
SN74HC32DRE4 ACTIVE SOIC D 14 2500 Green (RoHS &
SN74HC32DRG4 ACTIVE SOIC D 14 2500 Green (RoHS &
SN74HC32DT ACTIVE SOIC D 14 250 Green (RoHS &
SN74HC32DTE4 ACTIVE SOIC D 14 250 Green (RoHS &
SN74HC32N ACTIVE PDIP N 14 25 Pb-Free
SN74HC32N3 OBSOLETE PDIP N 14 TBD Call TI Call TI
SN74HC32NE4 ACTIVE PDIP N 14 25 Pb-Free
SN74HC32NSR ACTIVE SO NS 14 2000 Green (RoHS &
SN74HC32NSRE4 ACTIVE SO NS 14 2000 Green (RoHS &
SN74HC32NSRG4 ACTIVE SO NS 14 2000 Green (RoHS &
SN74HC32PW ACTIVE TSSOP PW 14 90 Green (RoHS &
SN74HC32PWE4 ACTIVE TSSOP PW 14 90 Green (RoHS &
SN74HC32PWG4 ACTIVE TSSOP PW 14 90 Green (RoHS &
(1)
Package
Type
Package
Drawing
Pins Package
Qty
Eco Plan
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
(RoHS)
(RoHS)
(2)
Lead/Ball Finish MSL Peak Temp
CU NIPDAU Level-1-260C-UNLIM
CU NIPDAU Level-1-260C-UNLIM
CU NIPDAU Level-1-260C-UNLIM
CU NIPDAU Level-1-260C-UNLIM
CU NIPDAU Level-1-260C-UNLIM
CU NIPDAU Level-1-260C-UNLIM
CU NIPDAU Level-1-260C-UNLIM
CU NIPDAU Level-1-260C-UNLIM
CU NIPDAU Level-1-260C-UNLIM
CU NIPDAU Level-1-260C-UNLIM
CU NIPDAU Level-NC-NC-NC
CU NIPDAU Level-NC-NC-NC
CU NIPDAU Level-1-260C-UNLIM
CU NIPDAU Level-1-260C-UNLIM
CU NIPDAU Level-1-260C-UNLIM
CU NIPDAU Level-1-260C-UNLIM
CU NIPDAU Level-1-260C-UNLIM
CU NIPDAU Level-1-260C-UNLIM
26-Sep-2005
(3)
Addendum-Page 1
Loading...