SN74F174A
HEX D-TYPE FLIP-FLOP
WITH CLEAR
SDFS029B – D2932, MARCH 1987 – REVISED OCTOBER 1993
• Contains Six Flip-Flops With Single-Rail
Outputs
• Buffered Clock and Direct Clear Inputs
• Applications Include:
Buffer/Storage Registers
Shift Registers
Pattern Generators
• Fully Buffered Outputs for Maximum
Isolation From External Disturbances
• Package Options Include Plastic
D OR N PACKAGE
(TOP VIEW)
1Q
1D
2D
2Q
3D
3Q
1
2
3
4
5
6
7
8
CLR
GND
16
15
14
13
12
11
10
V
CC
6Q
6D
5D
5Q
4D
4Q
9
CLK
Small-Outline Packages and Standard
Plastic 300-mil DIPs
description
This monolithic, positive-edge-triggered flip-flop utilizes TTL circuitry to implement D-type flip-flop logic with a
direct clear (CLR
to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level
and is not directly related to the transition time of the positive-going pulse. When the clock (CLK) input is at either
the high or low level, the D-input signal has no effect at the output.
The SN74F174A is characterized for operation from 0°C to 70°C.
) input. Information at the data (D) inputs meeting the setup time requirements is transferred
FUNCTION TABLE
(each flip-flop)
INPUTS
CLR CLK D
H L X Q
H ↑ HH
H↑LL
LXXL
OUTPUT
Q
0
logic symbol
†
This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
†
CLR
CLK
1D
2D
3D
4D
5D
6D
1
9
3
4
6
11
13
14
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
R
C1
1D
2
1Q
5
2Q
7
3Q
10
4Q
12
5Q
15
6Q
Copyright 1993, Texas Instruments Incorporated
2–1
SN74F174A
HEX D-TYPE FLIP-FLOP
WITH CLEAR
SDFS029B – D2932, MARCH 1987 – REVISED OCTOBER 1993
logic diagram (positive logic)
1D
6D
9
1
3
14
1D
C1
R
Four Identical Channels
Not Shown
1D
C1
R
15
2
1Q
6Q
CLK
CLR
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage range, V
Input voltage range, V
CC
(see Note 1) –1.2 V to 7 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
I
Input current range –30 mA to 5 mA. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Voltage applied to any output in the high state –0.5 V to V
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Current into any output in the low state 40 mA. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Operating free-air temperature range 0°C to 70°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Storage temperature range –65°C to 150°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
†
Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: The input-voltage ratings may be exceeded provided the input-current ratings are observed.
–0.5 V to 7 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
†
CC
recommended operating conditions
V
V
V
I
IK
I
OH
I
OL
T
2–2
CC
IH
IL
A
Supply voltage 4.5 5 5.5 V
High-level input voltage 2 V
Low-level input voltage 0.8 V
Input clamp current –18 mA
High-level output current –1 mA
Low-level output current 20 mA
Operating free-air temperature 0 70 °C
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
MIN NOM MAX UNIT
SN74F174A
HEX D-TYPE FLIP-FLOP
WITH CLEAR
SDFS029B – D2932, MARCH 1987 – REVISED OCTOBER 1993
electrical characteristics over recommended operating free-air temperature range (unless
otherwise noted)
PARAMETER TEST CONDITIONS MIN TYP†MAX UNIT
V
IK
OH
V
OL
I
I
I
IH
I
IL
‡
I
OS
I
CCH
I
CCH
grounded.
3. I
CCL
grounded.
CCL
is measured with all outputs open, all data inputs and enable input at 4.5 V , and the clock input at 4.5 V after being momentarily
is measured with all outputs open, all data inputs and enable input at 0 V , and the clock input at 4.5 V after being momentarily
†
All typical values are at VCC = 5 V, TA = 25°C.
‡
Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.
NOTES: 2. I
VCC = 4.5 V, II = – 18 mA – 1.2 V
VCC = 4.5 V, IOH = – 1 mA 2.5 3.4
VCC = 4.75 V, IOH = – 1 mA 2.7
VCC = 4.5 V, IOL = 20 mA 0.3 0.5 V
VCC = 5.5 V, VI = 7 V 0.1 mA
VCC = 5.5 V, VI = 2.7 V 20 µA
VCC = 5.5 V, VI = 0.5 V – 0.6 mA
VCC = 5.5 V, VO = 0 –60 – 150 mA
VCC = 5.5 V, See Note 2 30 45 mA
VCC = 5.5 V, See Note 3 39 55 mA
timing requirements
VCC = 5 V,
TA = 25°C
MIN MAX MIN MAX
f
clock
t
w
su
t
h
§
For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.
¶
Inactive-state setup time is also referred to as recovery time.
Clock frequency 0 100 0 80 MHz
CLK high 4 4
Pulse duration CLK low 6 6 ns
CLR low 5 5
up time before
Hold time after CLK↑ Data high or low 0.5 1 ns
Data high or low 4.5 4.5
CLR high¶ 5 5
VCC = 4.5 V to 5.5 V,
TA = MIN to MAX
switching characteristics (see Note 4)
PARAMETER
f
max
t
PLH
t
PHL
t
PHL
NOTE 4: Load circuits and waveforms are shown in Section 1.
FROM
(INPUT)
CLR Any Q 4.2 6.3 14 4.2 15 ns
TO
(OUTPUT)
VCC = 5 V,
CL = 50 pF,
RL = 500 Ω,
TA = 25°C
MIN TYP MAX MIN MAX
100 140 80 MHz
2.7 4.5 8 2.7 9
3.4 4.2 10 3.3 11
VCC = 4.5 V to 5.5 V,
CL = 50 pF,
RL = 500Ω,
TA = MIN to MAX
§
UNIT
UNIT
§
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
2–3
SN74F174A
HEX D-TYPE FLIP-FLOP
WITH CLEAR
SDFS029B – D2932, MARCH 1987 – REVISED OCTOBER 1993
2–4
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265