Texas Instruments SN74BCT652DW, SN74BCT652DWR, SN74BCT652NT, SNJ54BCT652W, SNJ54BCT652FK Datasheet

SN54BCT652, SN74BCT652

OCTAL BUS TRANSCEIVERS AND REGISTERS

WITH 3-STATE OUTPUTS

SCBS038A – AUGUST 1989 – REVISED NOVEMBER 1993

• State-of-the-Art BiCMOS Design

Significantly Reduces I

CCZ

• ESD Protection Exceeds 2000 V Per

MIL-STD-883C, Method 3015; Exceeds
200 V Using Machine Model (C = 200 pF,
R = 0)

• Independent Registers and Enables for

A and B Buses

• Multiplexed Real-Time and Stored Data

• Power-Up High-Impedance Mode

• Package Options Include Plastic

Small-Outline (DW) Packages, Ceramic
Chip Carriers (FK) and Flatpacks (W), and
Standard Plastic and Ceramic 300-mil DIPs
(JT, NT)

description

These devices consist of bus transceiver circuits,
D-type flip-flops, and control circuitry arranged for
multiplexed transmission of data directly from the
data bus or from the internal storage registers.

Output-enable (OEAB and OEBA
provided to control the transceiver functions.
Select-control (SAB and SBA) inputs are provided
to select whether real-time or stored data is
transferred. The circuitry used for select control
eliminates the typical decoding glitch that occurs
in a multiplexer during the transition between
stored and real-time data. A low input selects
real-time data, and a high input selects stored
data. Figure 1 illustrates the four fundamental
bus-management functions that can be performed
with the ′BCT652.

) inputs are

SN54BCT652 ...JT OR W PACKAGE

SN74BCT652 ... DW OR NT PACKAGE

CLKAB

OEAB

SN54BCT652 . . . FK PACKAGE

A1
A2
A3

NC

A4
A5
A6

NC – No internal connection

SAB

A1
A2
A3
A4
A5
A6
A7
A8

GND

4

5
6
7
8
9
10
11

12

(TOP VIEW)

1
2
3
4
5
6
7
8
9
10
11
12

(TOP VIEW)

SAB

CLKAB

OEAB

321

13 14

15 16 17 18

A8

A7

GND

24
23
22
21
20
19
18
17
16
15
14
13

CC

NC

V

28 27 26

B8B7B6

NC

V

CC

CLKBA
SBA
OEBA
B1
B2
B3
B4
B5
B6
B7
B8

CLKBA

SBA

25
24
23
22
21
20
19

OEBA
B1
B2
NC
B3
B4
B5

Data on the A or B data bus, or both, can be stored in the internal D-type flip-flops by low-to-high transitions at
the appropriate clock (CLKAB or CLKBA) inputs regardless of the select- or enable-control pins. When SAB and
SBA are in the real-time transfer mode, it is possible to store data without using the internal D-type flip-flops by
simultaneously enabling OEAB and OEBA. In this configuration each output reinforces its input. Therefore,
when all other data sources to the two sets of bus lines are at high impedance, each set of bus lines remain at
its last state.

The SN54BCT652 is characterized for operation over the full military temperature range of –55°C to 125°C. The
SN74BCT652 is characterized for operation from 0°C to 70°C.

PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright  1993, Texas Instruments Incorporated

2–1

SN54BCT652, SN74BCT652
OCTAL BUS TRANSCEIVERS AND REGISTERS
WITH 3-STATE OUTPUTS

SCBS038A – AUGUST 1989 – REVISED NOVEMBER 1993

3

OEAB

L

BUS A

21

OEBA

L

BUS A

1

CLKAB

REAL-TIME TRANSFER

BUS B TO BUS A

CLKBA

X

23

BUS B

2

22

SAB

X

SBA

X

L

BUS B

OEAB OEBA

BUS A

3

21

H

H

BUS A

1

CLKAB

X

REAL-TIME TRANSFER

BUS A TO BUS B

23

CLKBA

X

2

SAB

L

BUS B

22

SBA

X

BUS B

3

OEAB

X
L
L

21

OEBA

H
X
H

1

CLKAB23CLKBA

X

↑

XX

STORAGE FROM

A, B, OR A AND B

2

SAB

X

↑

X

↑↑

22

SBA

X
X
X

Figure 1. Bus-Management Functions

Pin numbers shown are for the DW, JT, NT, and W packages.

2–2

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

321

OEAB OEBA

HL L HH

LL X XHL

HH L HXX

1

CLKAB23CLKBA2SAB22SBA

L

TRANSFER STORED DA TA

TO A AND/OR B

SN54BCT652, SN74BCT652

OPERATION OR FUNCTION

OCTAL BUS TRANSCEIVERS AND REGISTERS

WITH 3-STATE OUTPUTS

SCBS038A – AUGUST 1989 – REVISED NOVEMBER 1993

FUNCTION TABLE

INPUTS

OEAB OEBA CLKAB CLKBA SAB SBA A1 THRU A8 B1 THRU B8

L H H or L H or L X X Input Input Isolation

L H ↑↑X X Input Input Store A and B data
X H ↑ H or L X X Input Unspecified
H H ↑↑X
L X H or L ↑ X X Unspecified
L L ↑↑XX‡Output Input Store B in both registers
L L X X X L Output Input Real-time B data to A bus
L L X H or L X H Output Input Stored B data to A bus
H H X X L X Input Output Real-time A data to B bus
H H H or L X H X Input Output Stored A data to B bus

H L H or L H or L H H Output Output

†

The data output functions may be enabled or disabled by a variety of level combinations at the OEAB or OEBA inputs. Data input functions are
always enabled; i.e., data at the bus pins is stored on every low-to-high transition on the clock inputs.

‡

Select control = L; clocks can occur simultaneously.
Select control = H; clocks must be staggered in order to load both registers.

‡

X Input Output Store A in both registers

DATA I/O

‡

†

‡

Input Hold A, store B

Store A, hold B

Stored A data to B bus and

stored B data to A bus

logic symbol

§

This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for the DW, JT, NT, and W packages.

§

SBA

SAB

A1

A2
A3
A4
A5
A6
A7
A8

21
3
23
22

1
2

4

5
6
7
8
9
10
11

EN1 [BA]
EN2 [AB]

C4

G5

C6

G7

5

≥1

1

6D ≥1

5
7
7

1

4D

1

2

OEBA

OEAB

CLKBA

CLKAB

20

19
18
17
16
15
14
13

B1

B2
B3
B4
B5
B6
B7
B8

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

2–3

SN54BCT652, SN74BCT652
OCTAL BUS TRANSCEIVERS AND REGISTERS
WITH 3-STATE OUTPUTS

SCBS038A – AUGUST 1989 – REVISED NOVEMBER 1993

logic diagram (positive logic)

OEBA

OEAB

CLKBA

SBA

CLKAB

SAB

A1

21

3

23

22
1

2

4

One of Eight

Channels

1D

C1

C1

1D

20

B1

To Seven Other Channels

Pin numbers shown are for the DW, JT, NT, and W packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V

CC

Input voltage range: Control inputs (see Note 1) – 0.5 V to 7 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

I/O ports (see Note 1) – 0.5 V to 5.5 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Voltage range applied to any output in the disabled or power-off state, V
Voltage range applied to any output in the high state, VO – 0.5 V to V

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

O

Current into any output in the low state: SN54BCT652 96 mA. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

SN74BCT652 128 mA. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Operating free-air temperature range: SN54BCT652 – 55°C to 125°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

SN74BCT652 0°C to 70°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Storage temperature range – 65°C to 150°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

†

Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2–4

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

– 0.5 V to 7 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

– 0.5 V to 7 V. . . . . . . . . . . . . . . . .

†

CC

SN54BCT652, SN74BCT652

UNIT

PARAMETER

TEST CONDITIONS

UNIT

VOLV

V

V

I

V

V

V

mA

I

‡

V

V

V

A

I

‡

V

V

V

mA

OCTAL BUS TRANSCEIVERS AND REGISTERS

WITH 3-STATE OUTPUTS

SCBS038A – AUGUST 1989 – REVISED NOVEMBER 1993

recommended operating conditions

SN54BCT652 SN74BCT652

MIN NOM MAX MIN NOM MAX

V

CC

V

IH

V

IL

I

IK

I

OH

I

OL

T

A

electrical characteristics over recommended operating free-air temperature range (unless
otherwise noted)

V

IK

V

OH

I

IH

IL

I

OS

I

CCL

I

CCH

I

CCZ

C

i

C

io

†

All typical values are at VCC = 5 V, TA = 25°C.

‡

For I/O ports, the parameters IIH and IIL include the off-state output current.

§

Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

Supply voltage 4.5 5 5.5 4.5 5 5.5 V
High-level input voltage 2 2 V
Low-level input voltage 0.8 0.8 V
Input clamp current –18 –18 mA
High-level output current –12 –15 mA
Low-level output current 48 64 mA
Operating free-air temperature –55 125 0 70 °C

SN54BCT652 SN74BCT652

MIN TYP†MAX MIN TYP†MAX

VCC = 4.5 V, II = –18 mA –1.2 –1.2 V

IOH = –3 mA 2.4 3.3 2.4 3.3

VCC = 4.5 V

= 4.5

CC

A or B port
Control inputs
A or B port
Control inputs
A or B port
Control inputs

§
A or B port VCC = 5.5 V, VI = 0 43 69 43 69 mA

A or B port VCC = 5.5 V, VI = 4.5 V 6 10 6 10 mA
A or B port VCC = 5.5 V, VI = 0 10 17 10 17 mA
Control inputs VCC = 5 V, VI = 2.5 V or 0.5 V 6 6 pF
A or B port VCC = 5 V, VO = 2.5 V or 0.5 V 14 14 pF

= 5.5 V,

CC

= 5.5 V,

CC

= 5.5 V,

CC

VCC = 5.5 V, VO = 0 –100 –225 –100 –225 mA

IOH = –12 mA 2 3.2
IOH = –15 mA 2 3.1
IOL = 48 mA 0.38 0.55
IOL = 64 mA 0.42 0.55

= 5.5

I

= 2.7

I

= 0.5

I

1 1

1 1
70 70
20 20

–0.7 –0.7
–0.7 –0.7

V

µ

timing requirements over recommended ranges of supply voltage and operating free-air
temperature (unless otherwise noted)

f

clock

t

w

t

su

t

h

VCC = 5 V,

TA = 25°C
MIN MAX MIN MAX MIN MAX

Clock frequency 0 77 0 77 0 77 MHz
Pulse duration, CLK high or low 6.5 7 6.5 ns
Setup time, A or B before CLKAB↑ or CLKBA↑ 5 6 5 ns
Hold time, A or B after CLKAB↑ or CLKBA↑ 1 1 1 ns

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54BCT652 SN7BCTT652

UNIT

2–5

SN54BCT652, SN74BCT652

(INPUT)

(OUTPUT)

CLKBA

A

ns

CLKAB

B

ns

A

B

ns

B

A

ns

†

A

ns

†

A

ns

†

B

ns

†

B

ns

OEBA

A

ns

OEBA

A

ns

OEAB

B

ns

OEAB

B

ns

OCTAL BUS TRANSCEIVERS AND REGISTERS
WITH 3-STATE OUTPUTS

SCBS038A – AUGUST 1989 – REVISED NOVEMBER 1993

switching characteristics over recommended ranges of supply voltage and operating free-air
temperature, C

PARAMETER

f

max

t

PLH

t

PHL

t

PLH

t

PHL

t

PLH

t

PHL

t

PLH

t

PHL

t

PLH

t

PHL

t

PLH

t

PHL

t

PLH

t

PHL

t

PLH

t

PHL

t

PZH

t

PZL

t

PHZ

t

PLZ

t

PZH

t

PZL

t

PHZ

t
†
NOTE 2: Load circuits and voltage waveforms are shown in Section 1.

PLZ

These parameters are measured with the internal output state of the storage register opposite to that of the bus input.

= 50 pF (unless otherwise noted) (see Note 2)

L

FROM

SBA

(with B high)

SBA

(with B low)

SAB

(with A high)

SAB

(with A low)

TO

VCC = 5 V,

TA = 25°C

MIN TYP MIN MIN MAX MIN MAX

77 77 77 MHz

2.6 6.9 8.9 2.6 11.6 2.6 10.5

2.8 6.8 8.8 2.8 10.7 2.8 9.9

2.6 6.9 8.9 2.6 11.6 2.6 10.5

2.8 6.8 8.8 2.8 10.7 2.8 9.9

1.7 5.8 7.5 1.7 10.3 1.7 8.9

2.4 6.5 8.2 2.4 11 2.4 9.8

1.7 5.8 7.5 1.7 10.3 1.7 8.9

2.4 6.5 8.2 2.4 11 2.4 9.8

3.5 8.8 10.8 3.5 14.2 3.5 13.1

2.4 5.9 7.7 2.4 9.1 2.4 8.5
3 7.6 9.7 3 12.4 3 11.3

3.8 8.3 10.4 3.8 12.9 3.8 12.5

3.5 8.8 10.8 3.5 14.2 3.5 13.1

2.4 5.9 7.7 2.4 9.1 2.4 8.5
3 7.6 9.7 3 12.4 3 11.3

3.8 8.3 10.4 3.8 12.9 3.8 12.5

2.5 7.2 8.9 2.5 11.2 2.5 10.6

3.2 8.1 10.1 3.2 12.6 3.2 12

2.8 6.7 8.6 2.8 10.9 2.8 10

2.4 6.3 8.4 2.4 10.5 2.4 9.5

1.5 5.4 7.1 1.5 9 1.5 8.1

2.3 6.2 8.1 2.3 10.3 2.3 9.3

3.5 8.2 10 3.5 12.2 3.5 11.6

2.8 7.2 9.5 2.8 12 2.8 11.3

SN54BCT652 SN74BCT652

UNIT

2–6

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

IMPORTANT NOTICE

T exas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue
any product or service without notice, and advise customers to obtain the latest version of relevant information
to verify, before placing orders, that information being relied on is current and complete. All products are sold
subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those
pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in
accordance with TI’s standard warranty. Testing and other quality control techniques are utilized to the extent
TI deems necessary to support this warranty . Specific testing of all parameters of each device is not necessarily
performed, except those mandated by government requirements.

CERTAIN APPLICA TIONS USING SEMICONDUCT OR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF
DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE (“CRITICAL
APPLICATIONS”). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR
WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER
CRITICAL APPLICA TIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERST OOD TO
BE FULLY AT THE CUSTOMER’S RISK.

In order to minimize risks associated with the customer’s applications, adequate design and operating
safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent
that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other
intellectual property right of TI covering or relating to any combination, machine, or process in which such
semiconductor products or services might be or are used. TI’s publication of information regarding any third
party’s products or services does not constitute TI’s approval, warranty or endorsement thereof.

Copyright  1998, Texas Instruments Incorporated