SN74AVCH2T45 2-Bit, 2-Supply, Bus Transceiver with Configurable Level-Shifting and
Translation and 3-State Outputs
1Features3Description
1
•Available in the Texas Instruments NanoFree™
Package
•VCCIsolation
•2-Rail Design
•I/Os are 4.6 V Tolerant
•Partial Power-Down-Mode Operation
•Bus Hold on Data Inputs
•Maximum Data Rates
– 500 Mbps (1.8 V to 3.3 V)
– 320 Mbps (< 1.8 V to 3.3 V)
– 320 Mbps (Level-Shifting to 2.5 V or 1.8 V)
– 280 Mbps (Level-Shifting to 1.5 V)
– 240 Mbps (Level-Shifting to 1.2 V)
•Latch-Up Performance Exceeds 100 mA Per
JESD 78, Class II
•ESD Protection Exceeds JESD 22
2Applications
•Smartphone
•Servers
•Desktop PCs and Notebooks
•Other Portable Devices
This 2-bit non-inverting bus transceiver uses two
separate configurable power-supply rails. The A ports
are designed to track V
and accepts any supply
CCA
voltage from 1.2 V to 3.6 V. The B ports are designed
to track V
and accepts any supply voltage from
CCB
1.2 V to 3.6 V. This allows for universal low-voltage
bidirectional translation and level-shifting between
any of the 1.2 V, 1.5 V, 1.8 V, 2.5 V, and 3.3 V
voltage nodes.
The SN74AVCH2T45 is designed for asynchronous
communication between two data buses. The logic
levels of the direction-control (DIR pin) input activate
either the B-port outputs or the A-port outputs. The
device transmits data from the A bus to the B bus
when the B-port outputs are activated and from the B
bus to the A bus when the A-port outputs are
activated. The SN74AVCH2T45 features active bushold circuitry, which holds unused or un-driven inputs
at a valid logic state. TI does not recommend using
pull-up or pull-down resistors with the bus-hold
circuitry.
Device Information
PART NUMBERPACKAGEBODY SIZE (NOM)
SSOP (8)2.95 mm × 2.80 mm
SN74AVCH2T45VSSOP (8)2.30 mm × 2.00 mm
DSBGA (8)1.89 mm × 0.89 mm
(1) For all available packages, see the orderable addendum at
the end of the data sheet.
(1)
Logic Diagram (Positive Logic)
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
SN74AVCH2T45
SCES582H –JULY 2004–REVISED APRIL 2015
www.ti.com
Table of Contents
1Features.................................................................. 18Parameter Measurement Information ................ 13
Changes from Revision F (November 2007) to Revision GPage
•Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation
section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and
Mechanical, Packaging, and Orderable Information section ................................................................................................. 1
This device is fully specified for partial-power-down applications using I
preventing damaging current backflow through the device when it is powered down. The VCCisolation feature
ensures that if either VCCinput is at GND, then both outputs are in the high-impedance state. The bus-hold
circuitry on the powered-up side always stays active.
Active bus-hold circuitry holds unused or un-driven inputs at a valid logic state. NanoFree package technology is
a major breakthrough in IC packaging concepts, using the die as the package.
. The I
off
circuitry disables the outputs,
off
6Pin Configurations and Functions
DCT and DCU Packages
8-Pin SSOP and VSSOP
Top View
YZP Package
8-Pin DSBGA
Bottom View
Pin Functions
PIN
NAMEDSBGA
SSOP,
VSSOP
VCCA1A1Supply Voltage A
VCCB8A2Supply Voltage B
GND4D1Ground
A12B1Output or input depending on state of DIR. Output level depends on V
A23C1Output or input depending on state of DIR. Output level depends on V
B17B2Output or input depending on state of DIR. Output level depends on V
B26C2Output or input depending on state of DIR. Output level depends on V
DIR5D2Direction Pin, Connect to GND or to VCCA.
I/O ports (A port)–0.54.6
I/O ports (B port)–0.54.6V
Control inputs–0.54.6
A port–0.54.6
B port–0.54.6
A port–0.5V
B port–0.5V
CCA
CCB
+ 0.5
+ 0.5
V
V
over operating free-air temperature range (unless otherwise noted)
V
CCA
V
V
V
V
I
IK
I
OK
I
O
T
J
T
stg
(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
(2) The input voltage and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
(3) The output positive-voltage rating may be exceeded up to 4.6 V maximum if the output current rating is observed.
Supply voltage–0.54.6V
CCB
Input voltage
I
Voltage range applied to any output
O
in the high-impedance or power-off state
Voltage range applied to any output in the high or low state
O
(2)
(2)
Input clamp currentVI< 0–50mA
Output clamp currentVO< 0–50mA
Continuous output current±50mA
Continuous current through V
only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under RecommendedOperating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
7.2 ESD Ratings
Human body model (HBM), per ANSI/ESDA/JEDEC JS-001
V
(ESD)
Electrostatic discharge±1000V
Charged-device model (CDM), per JEDEC specification JESD22-
(2)
C101
Machine Model (MM), Per JEDEC specification JESD22-A115-A±200
(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
(1) V
(2) V
(3) VOH: Output High Voltage; VOL: Output Low Voltage; II: Control Input Current.
(4) The bus-hold circuit can sink at least the minimum low sustaining current at VILmaximum. I
(5) The bus-hold circuit can source at least the minimum high sustaining current at VIHmininum. I
(6) An external driver must source at least I
is the voltage associated with the output port supply VCCA or VCCB.
CCO
is the voltage associated with the input port supply VCCA or VCCB.