
DCT OR DCU PACKAGE
(TOP VIEW)
1
2
3
4
8
7
6
5
1A
1B
2Y
GND
V
CC
1Y
2B
2A
4
3
2
1
5
6
7
8
GND
2Y
1B
1A
2A
2B
1Y
V
CC
YEP OR YZP PACKAGE
(BOTTOM VIEW)
查询SN74AUC2G02供应商
FEATURES
• Available in the Texas Instruments
NanoStar™ and NanoFree™ Packages
• Optimized for 1.8-V Operation and Is 3.6-V I/O
Tolerant to Support Mixed-Mode Signal
Operation
• I
• Sub-1-V Operable
• Max tpdof 1.8 ns at 1.8 V
• Low Power Consumption, 10 µ A at 1.8 V
• ± 8-mA Output Drive at 1.8 V
• Latch-Up Performance Exceeds 100 mA Per
• ESD Protection Exceeds JESD 22
Supports Partial-Power-Down Mode
off
Operation
JESD 78, Class II
– 2000-V Human-Body Model (A114-A)
– 200-V Machine Model (A115-A)
– 1000-V Charged-Device Model (C101)
SN74AUC2G02
DUAL 2-INPUT POSITIVE-NOR GATE
SCES441A – MAY 2003 – REVISED MARCH 2005
DESCRIPTION/ORDERING INFORMATION
This dual 2-input positive-NOR gate is operational at 0.8-V to 2.7-V V
1.95-V V
The SN74AUC2G02 performs the Boolean function Y = A + B or Y = A ⋅ B in positive logic.
NanoStar™ and NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the
die as the package.
This device is fully specified for partial-power-down applications using I
preventing damaging current backflow through the device when it is powered down.
T
–40 ° C to 85 ° C
(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at
www.ti.com/sc/package.
(2) DCT: The actual top-side marking has three additional characters that designate the year, month, and assembly/test site.
DCU: The actual top-side marking has one additional character that designates the assembly/test site.
YEP/YZP: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following
character to designate the assembly/test site.
, but is designed specifically for 1.65-V to
operation.
CC
CC
. The I
off
circuitry disables the outputs,
off
ORDERING INFORMATION
A
NanoStar™ – WCSP (DSBGA)
0.23-mm Large Bump – YEP
NanoFree™ – WCSP (DSBGA)
0.23-mm Large Bump – YZP (Pb-free)
SSOP – DCT Tape and reel SN74AUC2G02DCTR U02_
VSSOP – DCU Tape and reel SN74AUC2G02DCUR U02_
PACKAGE
(1)
Tape and reel SN74AUC2G02YEPR
Tape and reel SN74AUC2G02YZPR
ORDERABLE PART NUMBER TOP-SIDE MARKING
_ _ _UB_
(2)
NanoStar, NanoFree are trademarks of Texas Instruments.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
Copyright © 2003–2005, Texas Instruments Incorporated

1A
1B
1Y
1
2
7
2A
2B
2Y
5
6
3
SN74AUC2G02
DUAL 2-INPUT POSITIVE-NOR GATE
SCES441A – MAY 2003 – REVISED MARCH 2005
FUNCTION TABLE
(EACH GATE)
INPUTS
A B
H X L
X H L
L L H
LOGIC DIAGRAM (POSITIVE LOGIC)
OUTPUT
Y
Absolute Maximum Ratings
(1)
over operating free-air temperature range (unless otherwise noted)
MIN MAX UNIT
V
CC
V
I
V
O
V
O
I
IK
I
OK
I
O
θ
JA
T
stg
(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings
(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
(3) The package thermal impedance is calculated in accordance with JESD 51-7.
Supply voltage range –0.5 3.6 V
Input voltage range
Voltage range applied to any output in the high-impedance or power-off state
Output voltage range
(2)
(2)
(2)
–0.5 3.6 V
–0.5 3.6 V
–0.5 V
Input clamp current VI< 0 –50 mA
Output clamp current VO< 0 –50 mA
Continuous output current ± 20 mA
Continuous current through V
or GND ± 100 mA
CC
DCT package 220
Package thermal impedance
(3)
DCU package 227 ° C/W
YEP/YZP package 102
Storage temperature range –65 150 ° C
only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating
conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
CC
+ 0.5 V
2

SN74AUC2G02
DUAL 2-INPUT POSITIVE-NOR GATE
SCES441A – MAY 2003 – REVISED MARCH 2005
Recommended Operating Conditions
V
V
V
V
V
I
OH
I
OL
∆ t/ ∆ v Input transition rise or fall rate 20 ns/V
T
A
(1) All unused inputs of the device must be held at V
Supply voltage 0.8 2.7 V
CC
High-level input voltage V
IH
Low-level input voltage V
IL
Input voltage 0 3.6 V
I
Output voltage 0 V
O
High-level output current V
Low-level output current V
Operating free-air temperature –40 85 ° C
Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
(1)
V
= 0.8 V V
CC
= 1.1 V to 1.95 V 0.65 × V
CC
V
= 2.3 V to 2.7 V 1.7
CC
V
= 0.8 V 0
CC
= 1.1 V to 1.95 V 0.35 × V
CC
V
= 2.3 V to 2.7 V 0.7
CC
V
= 0.8 V –0.7
CC
V
= 1.1 V –3
CC
= 1.4 V –5 mA
CC
V
= 1.65 V –8
CC
V
= 2.3 V –9
CC
V
= 0.8 V 0.7
CC
V
= 1.1 V 3
CC
= 1.4 V 5 mA
CC
V
= 1.65 V 8
CC
V
= 2.3 V 9
CC
or GND to ensure proper device operation. Refer to the TI application report,
CC
MIN MAX UNIT
CC
CC
V
V
CC
V
CC
Electrical Characteristics
over recommended operating free-air temperature range (unless otherwise noted)
PARAMETER TEST CONDITIONS V
IOH= –100 µ A 0.8 V to 2.7 V V
IOH= –0.7 mA 0.8 V 0.55
V
OH
V
OL
I
I
I
off
I
CC
C
A or B inputs VI= V
i
(1) All typical values are at TA= 25 ° C.
IOH= –3 mA 1.1 V 0.8
IOH= –5 mA 1.4 V 1
IOH= –8 mA 1.65 V 1.2
IOH= –9 mA 2.3 V 1.8
IOL= 100 µ A 0.8 V to 2.7 V 0.2
IOL= 0.7 mA 0.8 V 0.25
IOL= 3 mA 1.1 V 0.3
IOL= 5 mA 1.4 V 0.4
IOL= 8 mA 1.65 V 0.45
IOL= 9 mA 2.3 V 0.6
or GND 0 to 2.7 V ± 5 µ A
CC
VIor VO= 2.7 V 0 ± 10 µ A
VI= V
VI= V
or GND, IO= 0 0.8 V to 2.7 V 10 µ A
CC
or GND 2.5 V 2.5 pF
CC
CC
MIN TYP
– 0.1
CC
(1)
MAX UNIT
V
V
3

SN74AUC2G02
DUAL 2-INPUT POSITIVE-NOR GATE
SCES441A – MAY 2003 – REVISED MARCH 2005
Switching Characteristics
over recommended operating free-air temperature range, CL= 15 pF (unless otherwise noted) (see Figure 1 )
V
= 1.2 V V
V
= 0.8 V
PARAMETER UNIT
t
pd
FROM TO
(INPUT) (OUTPUT)
A or B Y 8 0.8 3.5 0.6 2.2 0.5 1 1.8 0.5 1.3 ns
CC
TYP MIN MAX MIN MAX MIN TYP MAX MIN MAX
CC
± 0.1 V ± 0.1 V ± 0.15 V ± 0.2 V
Switching Characteristics
over recommended operating free-air temperature range, CL= 30 pF (unless otherwise noted) (see Figure 1 )
PARAMETER UNIT
t
pd
FROM TO
(INPUT) (OUTPUT)
A or B Y 1 1.6 2.4 0.8 1.9 ns
Operating Characteristics
TA= 25 ° C
V
= 0.8 V V
PARAMETER UNIT
C
Power dissipation
pd
capacitance
TEST
CONDITIONS
f = 10 MHz 13 13 14 14 14 pF
CC
TYP TYP TYP TYP TYP
= 1.2 V V
CC
= 1.5 V V
CC
CC
= 1.8 V V
CC
V
= 1.8 V V
CC
± 0.15 V ± 0.2 V
MIN TYP MAX MIN MAX
= 1.5 V V
CC
= 1.8 V V
= 2.5 V
CC
= 2.5 V
CC
= 2.5 V
CC
4