
SN74AS353B
DUAL 1-OF-4 DATA SELECTOR/MULTIPLEXER
WITH 3-STATE OUTPUTS
SDAS222A – APRIL 1982 – REVISED DECEMBER 1994
• Inverting Version of ′AS253
• Permits Multiplexing From n Lines to
One Line
• Performs Parallel-to-Serial Conversion
• Package Options Include Plastic
Small-Outline (D) Packages and Standard
Plastic (N) 300-mil DIPs
description
This data selector/multiplexer contains inverters
D OR N PACKAGE
(TOP VIEW)
1OE
1
B
2
1C3
3
1C2
4
1C1
5
1C0
6
1Y
7
GND
8
16
15
14
13
12
11
10
V
CC
2OE
A
2C3
2C2
2C1
2C0
2Y
9
and drivers to supply full binary decoding data
selection to the AND-OR-invert gates. Separate
output-enable (OE
) inputs are provided for each of
the two 4-line sections.
The 3-state outputs can interface with and drive data lines of bus-organized systems. With all but one of the
common outputs disabled (at the high-impedance state), the low impedance of the single enabled output drives
the bus line to a high or low logic level. Each section has its own output enable. The output is disabled when
OE
is high.
The SN74ALS353B is characterized for operation from 0°C to 70°C.
FUNCTION TABLE
INPUTS
SELECT DATA
B A C0 C1 C2 C3
X X X X X X H Z
L LLXXXL H
LLHXXXL L
LHXLXXL H
LHXHXXL L
HLXXLXL H
HLXXHXL L
HHXXXLL H
HHXXXHL L
Select inputs A and B are common to both sections.
OUTPUT
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
Copyright 1994, Texas Instruments Incorporated
1

SN74AS353B
DUAL 1-OF-4 DATA SELECTOR/MULTIPLEXER
WITH 3-STATE OUTPUTS
SDAS222A – APRIL 1982 – REVISED DECEMBER 1994
logic symbol
†
This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
†
1OE
1C0
1C1
1C2
1C3
2OE
2C0
2C1
2C2
2C3
14
A
2
B
1
6
5
4
3
15
10
11
12
13
0
1
EN
0
1
2
3
G
0
3
MUX
logic diagram (positive logic)
1
1OE
7
1Y
9
2Y
Data 1
Select
Data 2
1C0
1C1
1C2
1C3
2C0
2C1
2C2
2C3
2OE
6
5
7
1Y
4
3
2
B
14
A
10
11
12
13
15
9
2Y
2
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265