Texas Instruments SN74ALVCH162268DGGR, SN74ALVCH162268DL, SN74ALVCH162268DLR, SN74ALVCH162268GR Datasheet

SN74ALVCH162268

12-BIT TO 24-BIT REGISTERED BUS EXCHANGER

WITH 3-STATE OUTPUTS

SCES018G – AUGUST 1995 – REVISED JUNE 1999

1

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

D

Member of the Texas Instruments

Widebus

 Family

D

EPIC

 (Enhanced-Performance Implanted

CMOS) Submicron Process

D

B-Port Outputs Have Equivalent 26-Ω
Series Resistors, So No External Resistors
Are Required

D

ESD Protection Exceeds 2000 V Per
MIL-STD-883, Method 3015; Exceeds 200 V
Using Machine Model (C = 200 pF, R = 0)

D

Latch-Up Performance Exceeds 250 mA Per
JESD 17

D

Bus Hold on Data Inputs Eliminates the
Need for External Pullup/Pulldown
Resistors

D

Package Options Include Plastic Shrink
Small-Outline (DL) and Thin Shrink
Small-Outline (DGG) Packages

NOTE: For tape and reel order entry:

The DGGR package is abbreviated to GR.

description

This 12-bit to 24-bit registered bus exchanger is
designed for 1.65-V to 3.6-V V

CC

operation.

The SN74AL VCH162268 is used for applications
in which data must be transferred from a narrow
high-speed bus to a wide, lower-frequency bus.

The device provides synchronous data exchange
between the two ports. Data is stored in the
internal registers on the low-to-high transition of
the clock (CLK) input when the appropriate
clock-enable (CLKEN

) inputs are low. The select

(SEL

) line is synchronous with CLK and selects

1B or 2B input data for the A outputs.
For data transfer in the A-to-B direction, a two-stage pipeline is provided in the A-to-1B path, with a single

storage register in the A-to-2B path. Proper control of these inputs allows two sequential 12-bit words to be
presented synchronously as a 24-bit word on the B port. Data flow is controlled by the active-low output enables
(OEA

, OEB). These control terminals are registered, so bus direction changes are synchronous with CLK.

The B outputs, which are designed to sink up to 12 mA, include equivalent 26-Ω resistors to reduce overshoot
and undershoot.

To ensure the high-impedance state during power up or power down, a clock pulse should be applied as soon
as possible and OE

should be tied to VCC through a pullup resistor; the minimum value of the resistor is

determined by the current-sinking capability of the driver. Due to OE

being routed through a register, the active

state of the outputs cannot be determined prior to the arrival of the first clock pulse.

Copyright  1999, Texas Instruments Incorporated

PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

DGG OR DL PACKAGE

(TOP VIEW)

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28

56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29

OEA

CLKEN1B

2B3

GND

2B2
2B1

V

CC

A1
A2
A3

GND

A4
A5
A6
A7
A8
A9

GND

A10

A1 1

A12

V

CC

1B1
1B2

GND

1B3

CLKEN2B

SEL

OEB
CLKENA2
2B4
GND
2B5
2B6
V

CC

2B7
2B8
2B9
GND
2B10
2B1 1
2B12
1B12
1B1 1
1B10
GND
1B9
1B8
1B7
V

CC

1B6
1B5
GND
1B4
CLKENA1
CLK

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

SN74ALVCH162268
12-BIT TO 24-BIT REGISTERED BUS EXCHANGER
WITH 3-STATE OUTPUTS

SCES018G – AUGUST 1995 – REVISED JUNE 1999

2

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

description (continued)

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.
The SN74ALVCH162268 is characterized for operation from –40°C to 85°C.

Function Tables

OUTPUT ENABLE

INPUTS

OUTPUTS

CLK OEA OEB A 1B, 2B

↑ H H Z Z
↑ HL ZActive
↑ L H Active Z
↑ L L Active Active

A-TO-B STORAGE

(OEB

= L)

INPUTS

OUTPUTS

CLKENA1 CLKENA2 CLK A 1B 2B

H H X X 1B

0

‡

2B

0

‡

L L ↑ LL

†

X

L L ↑HH

†

X
X L ↑ LXL
X L ↑HXH

†

Two CLK edges are needed to propagate data.

‡

Output level before the indicated steady-state input
conditions were established

B-TO-A STORAGE

(OEA

= L)

INPUTS

OUTPUT

CLKEN1B CLKEN2B CLK SEL 1B 2B

A

H X X H X X A

0

‡

X HXLXXA

0

‡

L L↑HLX L

L L ↑HHX H
X L ↑LXL L
X L ↑LXH H

‡

Output level before the indicated steady-state input conditions were
established

SN74ALVCH162268

12-BIT TO 24-BIT REGISTERED BUS EXCHANGER

WITH 3-STATE OUTPUTS

SCES018G – AUGUST 1995 – REVISED JUNE 1999

3

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

logic diagram (positive logic)

CLK

OEB

SEL

A1

1B1

2B1

CLKENA1

CLKENA2

1D

1D

CE

C1

1D

CE

C1

G1

1
1

1D

1D

CLKEN1B

C1

1D

1D

C1

CE

OEA

1D

C1

C1

CLKEN2B

1 of 12 Channels

CE

CE

C1

2

27

30

55

56

28

1

29

8

23

6

C1

1D

SN74ALVCH162268
12-BIT TO 24-BIT REGISTERED BUS EXCHANGER
WITH 3-STATE OUTPUTS

SCES018G – AUGUST 1995 – REVISED JUNE 1999

4

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

†

Supply voltage range, V

CC

–0.5 V to 4.6 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Input voltage range, V

I

: Except I/O ports (see Note 1) –0.5 V to 4.6 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

I/O ports (see Notes 1 and 2) –0.5 V to V

CC

+ 0.5 V. . . . . . . . . . . . . . . . . . . . . . . . . . .

Output voltage range, V

O

(see Notes 1 and 2) –0.5 V to VCC + 0.5 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Input clamp current, I

IK

(VI < 0) –50 mA. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Output clamp current, I

OK

(VO < 0) –50 mA. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Continuous output current, I

O

±50 mA. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Continuous current through each V

CC

or GND ±100 mA. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Package thermal impedance, θ

JA

(see Note 3): DGG package 81°C/W. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

DL package 74°C/W. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Storage temperature range, T

stg

–65°C to 150°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

†

Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. This value is limited to 4.6 V maximum.

3. The package thermal impedance is calculated in accordance with JESD 51.