Texas Instruments JM38510-37201BEA, JM38510-37201B2A, JM38510-37202BEA, JM38510-37202B2A, SN54ALS174J Datasheet
...
D
’ALS174 and ’AS174 Contain Six Flip-Flops
With Single-Rail Outputs
D
’ALS175 and ’AS175B Contain Four
Flip-Flops With Double-Rail Outputs
D
Buffered Clock and Direct-Clear Inputs
D
Applications Include:
– Buffer/Storage Registers
– Shift Registers
– Pattern Generators
SN54ALS174, SN54ALS175, SN54AS174, SN54AS175B
SN74ALS174, SN74ALS175, SN74AS174, SN74AS175B
HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR
SDAS207D - APRIL 1982 - REVISED MA Y 1996
D
Fully Buffered Outputs for Maximum
Isolation From External Disturbances
(’AS Only)
D
Package Options Include Plastic
Small-Outline (D) Packages, Ceramic Chip
Carriers (FK), and Standard Plastic (N) and
Ceramic (J) 300-mil DIPs
SN54ALS174, SN54AS174 ...J PACKAGE
SN74ALS174, SN74AS174 ...D OR N PACKAGE
SN54ALS174, SN54AS174 . . . FK PACKAGE
1D
2D
NC
2Q
3D
(TOP VIEW)
CLR
1
1Q
2
1D
3
2D
4
2Q
5
3D
6
3Q
7
GND
8
(TOP VIEW)
1Q
3 2 1 20 19
4
5
6
7
8
910111213
CLR
NC
16
15
14
13
12
11
10
9
V
CC
V
CC
6Q
6D
5D
5Q
4D
4Q
CLK
6Q
18
17
16
15
14
6D
5D
NC
5Q
4D
SN54ALS175, SN54AS175B ...J PACKAGE
SN74ALS175, SN74AS175B ...D OR N PACKAGE
SN54ALS175A, SN54AS175B . . . FK PACKAGE
1Q
1D
NC
2D
2Q
(TOP VIEW)
CLR
1
1Q
2
1Q
3
1D
4
2D
5
2Q
6
2Q
7
GND
8
(TOP VIEW)
1Q
3212019
4
5
6
7
8
910111213
CLR
NC
16
15
14
13
12
11
10
9
V
CC
V
CC
4Q
4Q
4D
3D
3Q
3Q
CLK
4Q
18
17
16
15
14
4Q
4D
NC
3D
3Q
NC
CLK
4Q
2Q
GND
NC
CLK
3Q
3Q
GND
NC – No internal connection
description
These positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic. All have a
direct-clear (CLR
Information at the data (D) inputs meeting the setup-time requirements is transferred to the outputs on the
positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly
related to the transition time of the positive-going pulse. When the clock (CLK) input is at either the high or low
level, the D-input signal has no effect at the output.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
) input. The ’ALS175 and ’AS175B feature complementary outputs from each flip-flop.
Copyright 1996, Texas Instruments Incorporated
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
1
SN54ALS174, SN54ALS175, SN54AS174, SN54AS175B
SN74ALS174, SN74ALS175, SN74AS174, SN74AS175B
HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR
SDAS207D - APRIL 1982 - REVISED MA Y 1996
description (continued)
These circuits are fully compatible for use with most TTL circuits.
The SN54ALS174, SN54ALS175, SN54AS174, and SN54AS175B are characterized for operation over the full
military temperature range of –55°C to 125°C. The SN74ALS174, SN74ALS175, SN74AS174, and
SN74AS175B are characterized for operation from 0°C to 70°C.
FUNCTION TABLE
(each flip-flop)
INPUTS
CLR CLK D Q Q
L X X L H
H ↑ HHL
H↑LLH
HLXQ
†
’ALS175 and ’AS175B only
OUTPUTS
Q
0
†
0
logic symbols
1
CLR
9
CLK
3
1D
4
2D
6
3D
11
4D
13
5D
14
6D
These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
in numbers shown are for the D, J, and N packages.
‡
’ALS174, ’AS174
R
C1
1D
10
12
15
1
CLR
9
CLK
2
1Q
5
2Q
7
3Q
4Q
5Q
6Q
1D
2D
3D
4D
4
5
12
13
’ALS175, ’AS175B
R
C1
1D
10
11
15
14
2
1Q
3
1Q
7
2Q
6
2Q
3Q
3Q
4Q
4Q
2
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
t
S
CLK↑
ns
logic diagrams (positive logic)
’ALS174, ’AS174 ’ALS175, ’AS175B
1
CLR
SN54ALS174, SN54ALS175, SN54AS174, SN54AS175B
SN74ALS174, SN74ALS175, SN74AS174, SN74AS175B
HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR
SDAS207D - APRIL 1982 - REVISED MA Y 1996
1
CLR
9
CLK
3
1D
To Five Other Channels
Pin numbers shown are for the D, J, and N packages.
1D
C1
R
2
1Q
CLK
1D
9
4
To Three Other Channels
1D
R
2
C1
3
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage, V
Input voltage, V
Operating free-air temperature range, T
Storage temperature range, T
†
Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
7 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
CC
7 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
I
: SN54ALS174, SN54ALS175 –55°C to 125°C. . . . . . . . . . . . . . . .
A
SN74ALS174, SN74ALS175 0°C to 70°C. . . . . . . . . . . . . . . . . . . .
–65°C to 150°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
stg
recommended operating conditions
V
CC
V
IH
V
IL
I
OH
I
OL
f
clock
t
w
su
t
h
T
A
SN54ALS174
SN54ALS175
MIN NOM MAX MIN NOM MAX
Supply voltage 4.5 5 5.5 4.5 5 5.5 V
High-level input voltage 2 2 V
Low-level input voltage 0.8 0.8 V
High-level output current –0.4 –0.4 mA
Low-level output current 4 8 mA
Clock frequency 0 40 0 50 MHz
CLR low 15 10
Pulse duration
etup time before
Hold time, data after CLK↑ 0 0 ns
Operating free-air temperature –55 125 0 70 °C
CLK high
CLK low 12.5 10
Data 15 10
CLR inactive 8 6
12.5 10
SN74ALS174
SN74ALS175
UNIT
ns
1Q
1Q
†
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
3
Loading...