SN65LVDS2
HIGH-SPEED DIFFERENTIAL LINE RECEIVER
SLLS406 – DECEMBER 1999
D Meets or Exceeds ANSI TIA/EIA-644
Standard
D Designed for Signaling Rates up to
400 Mbps
D Operates From a 2.4-V to 3.6-V Supply
D Available in the SOT-23 Package
D Differential Input Voltage Threshold Less
V
CC
GND
SN65LVDS2
DBV PACKAGE
(TOP VIEW)
1
2
3
A
5
R
4
B
Than 100 mV
D Propagation Delay Times, 2.5 ns Typical
logic diagram
D Power Dissipation at 200 MHz Is Typically
60 mW
D Bus-Pin ESD Protection Exceeds 15 kV
D Open-Circuit Fail Safe
D Output is High Impedance With V
description
The SN65L VDS2 is a single low-voltage dif ferential line receiver in a small-outline transistor
package. The inputs comply with the TIA/EIA-644
standard and provide a maximum differential input
threshold of 100 mV over an input common-mode
voltage range of 0 V to 2.4 V.
When used with a low-voltage differential
signaling (L VDS) driver (such as the SN65LVDS1)
in a point-to-point or multidrop configuration; data
or clocking signals can be transmitted over printed-circuit board traces or cables at very high rates with very
low electromagnetic emissions and power consumption.
CC
< 1.5 V
3
A
B
4
5
R
Function Table
INPUTS OUTPUT
VID = VA – V
VID ≥ 100 mV
–100 mV < VID < 100 mV
VID ≤ –100 mV
Open H
H = high level, L = low level , ? = indeterminate
B
R
H
?
L
The high-speed switching of LVDS signals requires the use of a line impedance matching resistor at the
receiving-end of the cable or transmission media. TI offers you both the SN65LVDS2, which requires this
external resistor, or its companion the SN65L VDT2, which eliminates the need by integrating it with the receiver .
The packaging, low power, low EMI, high ESD tolerance, and wide supply voltage range make these devices
ideal for battery-powered applications.
The SN65LVDS2 is characterized for operation from –40°C to 85°C.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
Copyright 1999, Texas Instruments Incorporated
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
1
SN65LVDS2
Common mode in ut voltage, V
HIGH-SPEED DIFFERENTIAL LINE RECEIVER
SLLS406 – DECEMBER 1999
equivalent input and output schematic diagrams
V
CC
300 kΩ300 kΩ
B InputA Input
7 V
7 V
absolute maximum ratings over operating free-air temperature (unless otherwise noted)
V
CC
5 Ω
R Output
7 V
†
Supply voltage range, VCC (see Note 1) –0.5 V to 4 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Voltage range (A, B, or R) –0.5 V to VCC+ 0.5 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Electrostatic discharge: A, B , and GND (see Note 2) CLass 3, A:15 kV, B:600 V. . . . . . . . . . . . . . . . . . . . . . .
R (see Note 2) CLass 3, A:7 kV, B:500 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Continuous total power dissipation See dissipation rating table. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Storage temperature range –65°C to 150°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds 250°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
†
Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. All voltage values, except differential I/O bus voltages are with respect to network ground terminal.
2. Tested in accordance with MIL-STD-883C Method 3015.7.
DISSIPATION RATING TABLE
PACKAGE
DBV 385 mW 3.1 mW/°C 200 mW
†
This is the inverse of the junction-to-ambient thermal resistance when board-mounted (low-K) and with
no air flow.
TA ≤ 25°C
POWER RATING
DERATING FACTOR
ABOVE TA = 25°C
†
TA = 85°C
POWER RATING
recommended operating conditions
MIN NOM MAX UNIT
Supply voltage, V
Magnitude of differential input voltage, VID 0.1 0.6 V
Common–mode input voltage, VIC (see Figure 6)
Operating free–air temperature, T
CC
A
2.4 3.3 3.6 V
Ť
Ť
0
–40 85 °C
2.4 *
VCC–0.8
V
ID
V
2
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
HIGH-SPEED DIFFERENTIAL LINE RECEIVER
COMMON-MODE INPUT VOLTAGE
vs
DIFFERENTIAL INPUT VOLTAGE
3
SN65LVDS2
SLLS406 – DECEMBER 1999
2.5
2
1.5
1
– Common-Mode Input Voltage – V
0.5
IC
V
0
0
MIN
0.1 0.3
0.2 0.4 0.6
|VID|– Differential Input Voltage – V
Figure 1. VIC vs VID and V
VCC = 3.6 V
VCC = 2.7 V
VCC = 2.4 V
0.5
0.80.7
CC
electrical characteristics over recommended operating conditions, VCC = 2.4 to 3 V (unless
otherwise noted)
PARAMETER TEST CONDITIONS MIN TYP†MAX UNIT
V
ITH+
V
ITH–
V
OH
V
OL
I
CC
I
I
I
ID
I
I(OFF)
†
All typical values are at 25°C and with a 2.7-V supply.
Positive-going differential input voltage threshold
Negative-going differential input voltage threshold
High-level output voltage IOH = –8 mA 1.9 2.4 V
Low-level output voltage IOL = 8 mA 0.25 0.4 V
Supply current
Input current (A or B inputs)
Differential input current (IIA – IIB)
Power-off input current (A or B inputs) VCC = 0 V, VI = 2.4 V ±20 µA
See Figure 2 and Table 1
No load,
Steady state
VI = 0 V ±20
VI = 2.4 V or VCC – 0.8
VIA = 0 V, VIB = 0.1 V
VIA = 2.4 V VIB = 2.3 V,
–100
–1.2
100
mV
4 7 mA
µA
±2 µA
receiver switching characteristics over recommended operating conditions, VCC = 2.4 to 2.7 V
(unless otherwise noted)
PARAMETER TEST CONDITIONS MIN TYP†MAX UNIT
t
PLH
t
PHL
t
sk(p)
t
r
t
f
†
All typical values are at 25°C and with a 2.7-V.
‡
t
sk(p)
Propagation delay time, low-to-high-level output 1.4 2.6 3.6 ns
Propagation delay time, high-to-low-level output
Pulse skew (|t
Output signal rise time
Output signal fall time 0.8 1.4 ns
is the magnitude of the time difference between the high-to-low and low-to-high propagation delay times at an output.
pHL
– t
pLH
‡
|)
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
CL = 10 pF,
ee Figure
1.4 2.5 3.6 ns
0.1 0.6 ns
0.8 1.4 ns
3