Texas Instruments SN55110AJ, SN75110AJ, SN75110AN, SN75112D, SN75112DR Datasheet

...
SN55110A, SN75110A, SN75112
DUAL LINE DRIVERS
SLLS106E – DECEMBER 1975 – REVISED APRIL 2000
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
D
Improved Stability Over Supply Voltage and T emperature Ranges
D
Constant-Current Outputs
D
High Speed
D
Standard Supply Voltages
D
High Output Impedance
D
High Common-Mode Output Voltage Range
. . . –3 V to 10 V
D
TTL-Input Compatibility
D
Inhibitor Available for Driver Selection
D
Glitch-Free During Power Up/Power Down
D
SN75112 and External Circuit Meets or Exceeds the Requirements of CCITT Recommendation V.35
D
Package Options Include Plastic Small-Outline (D), Package, and Ceramic Chip Carriers (FK), Standard Plastic (N) and Ceramic (J) DIPs
description
The SN55110A, SN75110A, and SN75112 dual line drivers have improved output current regulation with supply voltage and temperature variations. In addition, the higher current of the SN75112 (27 mA) allows data to be transmitted over longer lines. These drivers offer optimum performance when used with the SN55107A, SN75107A, and SN75108A line receivers.
These drivers feature independent channels with common voltage supply and ground terminals. The significant difference between the three drivers is in the output-current specification. The driver circuits feature a constant output current that is switched to either of two output terminals by the appropriate logic levels at the input terminals. The output current can be switched off (inhibited) by low logic levels on the enable inputs. The output current is nominally 12 mA for the ’110A devices, and is 27 mA for the SN75112.
The enable/inhibit feature is provided so the circuits can be used in party-line or data-bus applications. A strobe or inhibitor (enable D), common to both drivers, is included for increased driver-logic versatility. The output current in the inhibited mode, I
O(off)
, is specified so that minimum line loading is induced when the driver is used in a party-line system with other drivers. The output impedance of the driver in the inhibited mode is very high. The output impedance of a transistor is biased to cutoff.
The driver outputs have a common-mode voltage range of –3 V to 10 V , allowing common-mode voltage on the line without affecting driver performance.
All inputs are diode clamped and are designed to satisfy TTL-system requirements. The inputs are tested at 2 V for high-logic-level input conditions and 0.8 V for low-logic-level input conditions. These tests ensure 400-mV noise margin when interfaced with TTL Series 54/74.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
Copyright 2000, Texas Instruments Incorporated
PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.
1 2 3 4 5 6 7
14 13 12 11 10
9 8
1A 1B 1C 2C 2A 2B
GND
V
CC+
1Y 1Z V
CC–
D 2Z 2Y
SN55110A ...J OR W PACKAGE
SN75110A, SN75112 ...D OR N PACKAGE
(TOP VIEW)
3212019
910111213
4 5 6 7 8
18 17 16 15 14
1Z NC V
CC–
NC D
1C
NC
2C
NC
2A
SN55110A . . . FK PACKAGE
(TOP VIEW)
1B1ANC2Z1Y
2B
GND
NC
CC+
V
2Y
NC – No internal connection
SN55110A, SN75110A, SN75112 DUAL LINE DRIVERS
SLLS106E – DECEMBER 1975 – REVISED APRIL 2000
2
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
The SN551 10A is characterized for operation over the full military temperature range of –55 °C to 125°C. The SN75110A and SN75112 are characterized for operation from 0°C to 70°C.
AVAILABLE OPTIONS
PACKAGED DEVICES
T
A
PLASTIC
SMALL OUTLINE
(D)
PLASTIC
CHIP CARRIER
(FK)
CERAMIC DIP
(J)
PLASTIC DIP
(N)
CERAMIC
FLATPACK
(W)
0°C to 70°C
SN75110AD
SN75112D
SN75110AN
SN75112N
–55°C to 125°C SN5510AFK SN55110AJ SN55110AW
The D package is available taped and reeled. Add the suffix R to the device type (e.g., SN751 10ADR).
FUNCTION TABLE
(each driver)
LOGIC
INPUTS
ENABLE
INPUTS
OUTPUTS
A B C D Y Z
X X L X Off Off X XXLOffOff L XHHOnOff X LHHOnOff H H H H Off On
H = high level, L = low level, X = irrelevant †
When using only one channel of the line drivers, the other channel should be inhibited and/or have its outputs grounded.
SN55110A, SN75110A, SN75112
DUAL LINE DRIVERS
SLLS106E – DECEMBER 1975 – REVISED APRIL 2000
3
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
schematic (each driver)
To Other Driver
Y Z
GND
B
A
...V
CC+
Bus
...V
CC–
Bus
To Other
Driver
C D
2.2 k NOM
V
CC–
Common to Both Drivers
2.2 k
NOM
V
CC+
Pin numbers shown are for the D, J, N, and W packages.
+
14
3, 4 10
1, 5 2, 6
7
11
8, 13 9, 12
+
+
+
SN55110A, SN75110A, SN75112 DUAL LINE DRIVERS
SLLS106E – DECEMBER 1975 – REVISED APRIL 2000
4
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
absolute maximum ratings over operating free-air temperature (unless otherwise noted)
Supply voltage, V
CC+
(see Note 1) 7 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Supply voltage, V
CC–
–7 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Input voltage, V
I
5.5 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Output voltage range, VO –5 V to 12 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Package thermal impedance, θJA (see Note 2): D package 86°C/W. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
N package 80°C/W. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Continuous total power dissipation (see Note 3) See Dissipation Rating Table. . . . . . . . . . . . . . . . . . . . . . . . . .
Case temperature for 60 seconds: FK package 260°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: J or W package 300°C. . . . . . . . . . . . . . . .
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D or N package 260°C. . . . . . . . . . . . . . . .
Storage temperature range, T
stg
–65°C to 150°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. Voltage values are with respect to network ground terminal.
2. The package thermal impedance is calculated in accordance with JESD 51.
3. In the FK, J, or W package, SN55110A chips are either silver glass or alloy mounted; SN75110A and SN75112 chips are glass mounted.
DISSIPATION RATING TABLE
PACKAGE
TA 25°C
POWER RATING
DERATING FACTOR
ABOVE TA = 25°C
TA = 70°C
POWER RATING
TA = 125°C
POWER RATING
FK 1375 mW 11 mW/°C 880 mW 275 mW
J 1375 mW 11 mW/°C 880 mW 275 mW
W 1000 mW 8 mW/°C 640 mW 200 mW
recommended operating conditions (see Note 4)
SN55110A
SN75110A
SN75112
UNIT
MIN NOM MAX MIN NOM MAX
Supply voltage, VCC+ 4.5 5 5.5 4.75 5 5.25 V Supply voltage, V
CC–
–4.5 –5 –5.5 –4.75 –5 –5.25 V Positive common-mode output voltage 0 10 0 10 V Negative common-mode output voltage 0 –3 0 –3 V High-level input voltage, V
IH
2 2 V
Low-level output current, V
IL
0.8 0.8 V
Operating free-air temperature, T
A
–55 125 0 70 °C
NOTE 4: When using only one channel of the line drivers, the other channel should be inhibited and/or have its outputs grounded.
SN55110A, SN75110A, SN75112
DUAL LINE DRIVERS
SLLS106E – DECEMBER 1975 – REVISED APRIL 2000
5
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)
PARAMETER
TEST CONDITIONS
SN55110A SN75110A
SN75112
UNIT
MIN TYP‡MAX MIN TYP‡MAX
V
IK
Input clamp voltage V
CC±
= MIN, IL = –12 mA –0.9 –1.5 –0.9 –1.5 V
V
CC±
= MAX, VO = 10 V 12 15 27 36
p
V
= MIN to MAX,
I
O(on)
On-state output current
CC
,
VO = –1 V to 1 V, TA = 25°C
242832
mA
V
CC±
= MIN, VO = –3 V 6.5 12 18 27
I
O(off)
Off-state output current V
CC±
= MIN, VO = 10 V 100 100 µA
Input current
A, B, or C inputs
1 1
I
I
at maximum input voltage
D input
V
CC±
=
MAX
,
V
I
= 5.5
V
2 2
mA
High-level
A, B, or C inputs
40 40
I
IH
g
input current
D input
V
CC±
=
MAX
,
V
I
= 2.4
V
80 80
µ
A
Low-level
A, B, or C inputs
–3 –3
I
IL
input current
D input
V
CC±
=
MAX
,
V
I
= 0.4
V
–6 –6
mA
I
CC+(on)
Supply current from V
CC
with driver enabled
V
CC±
= MAX, A and B inputs at 0.4 V , C and D inputs at 2 V
23 35 25 40 mA
Supply current from V
V
CC±
= MAX,
p
I
CC–(on)
y
CC
with driver enabled
A
and B inputs at 0.4 V,
C and D inputs at 2 V
34–50–65–100
mA
I
CC+(off)
Supply current from V
CC–
with driver inhibited
V
CC±
= MAX, A, B, C, and D inputs at 0.4 V
21 30 mA
I
CC–(off)
Supply current from V
CC±
with driver inhibited
V
CC±
= MAX, A, B, C, and D inputs at 0.4 V
–17 –32 mA
For conditions shown as MIN or MAX, use appropriate value specified under recommended operating conditions.
All typical values are at V
CC+
= 5 V, V
CC–
= –5 V, TA = 25°C.
switching characteristics, V
CC±
= ±5 V, T
A
= 25°C
PARAMETER
§
FROM
(INPUT)
TO
(OUTPUT)
TEST CONDITIONS MIN TYP MAX UNIT
t
PLH
9 15
t
PHL
A or B
Y or Z
p
9 15
ns
t
PLH
C
L
= 40 pF,
R
L
= 50 Ω,
See Figure 1
16 25
t
PHL
C or D
Y or Z
13 25
ns
§
t
PLH
= Propagation delay time, low-to-high-level output
t
PHL
= Propagation delay time, high-to-low-level output
SN55110A, SN75110A, SN75112 DUAL LINE DRIVERS
SLLS106E – DECEMBER 1975 – REVISED APRIL 2000
6
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
PARAMETER MEASUREMENT INFORMATION
Input A or B
Pulse
Generator
(See Note B)
Pulse
Generator
(See Note B)
Input A or B
Enable C or D
3 V
0 V
3 V
0 V
TEST CIRCUIT
Off
On
t
PLH
t
PHL
t
PHL
t
PLH
t
PHL
On
Off
Output Y
Output Z
VOLTAGE WAVEFORMS
890
Output Y
Output Z
RL = 50
890
V
CC+
V
CC–
To Other Driver
50
See Note C
RL = 50
50
Input C or D
CL = 40 pF (see Note A)
CL = 40 pF (see Note A)
NOTES: A. CL includes probe and jig capacitance.
B. The pulse generators have the following characteristics: ZO = 50 , tr = tf = 10 ± 5 ns, tw1 = 500 ns, PRR 1 MHz, tw2 = 1 µs, PRR
500 kHz.
C. For simplicity, only one channel and the enable connections are shown.
t
w1
t
w2
t
PLH
50% 50%
50% 50%
50% 50% 50% 50%
50% 50%
Figure 1. Test Circuit and Voltage Waveforms
SN55110A, SN75110A, SN75112
DUAL LINE DRIVERS
SLLS106E – DECEMBER 1975 – REVISED APRIL 2000
7
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
TYPICAL CHARACTERISTICS
V
CC–
– Negative Supply Voltage – V
Figure 2
12
10
8
6
4
14
–3 –7–4 –5 –6
2
0
– On–State Output Current – mAI
O(on)
SN55110A, SN75110A
ON-STATE OUTPUT CURRENT
vs
NEGATIVE SUPPLY VOLTAGE
V
CC+
= 4.5 V VO = –3 V TA = 25°C
Figure 3
–3
35
–7
0
–4 –5 –6
5
10
15
20
25
30
V
CC–
– Negative Supply Voltage – V
SN75112
ON-STATE OUTPUT CURRENT
vs
NEGATIVE SUPPLY VOLTAGE
V
CC+
= 4.5 V VO = –3 V TA = 25°C
– On–State Output Current – mAI
O(on)
SN55110A, SN75110A, SN75112 DUAL LINE DRIVERS
SLLS106E – DECEMBER 1975 – REVISED APRIL 2000
8
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
APPLICATION INFORMATION
special pulse-control circuit
Figure 4 shows a circuit that can be used as a pulse-generator output or in many other testing applications.
Input
2.5 V
To Other Logic and
Strobe Inputs
1/2 ’110A
or SN75112
V
CC–
V
CC+
Output
Output Pulse
Input Pulse
Switch
Position
0 V
0 V
INPUT
A
High
Low
OffOnOn
Off
123 456
A B
C D
Y
Z
GND
–5 V
5 V
2
1
3
4
5
6
2
1
3
4
5
6
1
2
3
4
5
6
OUTPUTS
Y
Z
Figure 4. Pulse-Control Circuit
SN55110A, SN75110A, SN75112
DUAL LINE DRIVERS
SLLS106E – DECEMBER 1975 – REVISED APRIL 2000
9
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
APPLICATION INFORMATION
using the SN75112 as a CCITT-recommended V.35 line driver
The SN75112 dual line driver, the SN75107A dual line receiver, and some external resistors can be used to implement the data interchange circuit of CCITT recommendation V .35 (1976) modem specification. The circuit of one channel is shown in Figure 1 and meets the requirement of the interface as specified by Appendix 11 of CCITT V.35 and summarized in Table 1 (V.35 has been replaced by ITU V.11).
Table 1. CCITT V.35 Electrical Requirements
GENERATOR MIN MAX UNIT
Source impedance, Z
source
50 150 Resistance to ground, R 135 165 Differential output voltage, V
OD
440 660 mV
10% to 90% rise time, t
r
40 ns
or 0.01 × ui
Common-mode output voltage, V
OC
–0.6 0.6 V
LOAD (RECEIVER) MIN MAX UNIT
Input impedance, Z
I
90 110 Resistance to ground, R 135 165
ui = unit interval or minimum signal-element pulse duration
Data Out 1Y
Data In
1B
Enable
1C
1A
R3 390
R1
1.3 k
R5
75
R4
390
R2
1.3 k
R6 50
R7 50
R8
100 pF
All resistors are 5%, 1/4 W.
5 V 5 V
5 V
5 V
13 12
1/2 SN75112
1 2
10 3
100 pF
1Y
1Z
1 2
125
1A
1B
1/2 SN75107A
Enable 1G
4
5
6
Strobe
Figure 5. CCITT-Recommended V.35 Interface Using the SN75112 and SN75107A
IMPORTANT NOTICE
T exas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.
TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI’s standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.
Customers are responsible for their applications using TI components. In order to minimize risks associated with the customer’s applications, adequate design and operating
safeguards must be provided by the customer to minimize inherent or procedural hazards. TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent
that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI’s publication of information regarding any third party’s products or services does not constitute TI’s approval, warranty or endorsement thereof.
Copyright 2000, Texas Instruments Incorporated
Loading...