These devices contain four independent 2-input exclusive-OR gates. They perform the Boolean function
Y = A ę B or Y = A
A common application is as a true/complement element. If one of the inputs is low, the other input is reproduced
in true form at the output. If one of the inputs is high, the signal on the other input is reproduced inverted at the
output.
†
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are
available at www.ti.com/sc/package.
B + AB in positive logic.
T
A
PDIP – NTube of 25SN74HC86NSN74HC86N
SOP – NSReel of 2000SN74HC86NSRHC86
CDIP – JTube of 25SNJ54HC86JSNJ54HC86J
CFP – WT ube of 150SNJ54HC86WSNJ54HC86W
LCCC – FKTube of 55SNJ54HC86FKSNJ54HC86FK
ORDERING INFORMATION
PACKAGE
†
Tube of 50SN74HC86D
Reel of 2500SN74HC86DR
Reel of 250SN74HC86DT
Tube of 90SN74HC86PW
Reel of 2000SN74HC86PWR
Reel of 250SN74HC86PWT
ORDERABLE
PART NUMBER
TOP-SIDE
MARKING
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications o
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
Copyright 2003, Texas Instruments Incorporated
On products compliant to MIL-PRF-38535, all parameters are tested
unless otherwise noted. On all other products, production
processing does not necessarily include testing of all parameters.
1
SN54HC86, SN74HC86
OUTPUT
OUTPUT
QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES
SCLS100E – DECEMBER 1982 – REVISED AUGUST 2003
FUNCTION TABLE
(each gate)
INPUTS
AB
LLL
LHH
HLH
HHL
exclusive-OR logic
An exclusive-OR gate has many applications, some of which can be represented better by alternative logic
symbols.
Exclusive OR
= 1
These are five equivalent exclusive-OR symbols valid for an ’HC86 gate in positive logic; negation may be
shown at any two ports.
Logic Identity ElementEven-Parity ElementOdd-Parity Element
Y
=2k2k + 1
The output is active (low) if
all inputs stand at the same
logic level (i.e., A = B).
The output is active (low) if
an even number of inputs
(i.e., 0 or 2) are active.
The output is active (high) if
an odd number of inputs (i.e.,
only 1 of the 2) are active.
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage range, V
Input clamp current, I
Output clamp current, I
Continuous output current, I
Continuous current through V
Package thermal impedance, θ
Storage temperature range, T
†
Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. The package thermal impedance is calculated in accordance with JESD 51-7.
VI = VCC or 06 V±0.1±100±1000±1000nA
VI = VCC or 0,IO = 06 V24020µA
2 V to 6 V3101010pF
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
3
SN54HC86, SN74HC86
FROM
TO
PARAMETER
FROM
TO
V
CC
UNIT
tpdA or B
Y
ns
pd
ttY
ns
t
V
PLH
PHL
QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES
SCLS100E – DECEMBER 1982 – REVISED AUGUST 2003
switching characteristics over recommended operating free-air temperature range, CL = 50 pF
(unless otherwise noted) (see Figure 1)
TA = 25°CSN54HC86SN74HC86
(INPUT)
operating characteristics, TA = 25°C
C
Power dissipation capacitance per gateNo load35pF
pd
PARAMETER MEASUREMENT INFORMATION
(OUTPUT)
2 V40100150125
4.5 V12203025
6 V10172521
2 V287511095
4.5 V8152219
6 V6131916
PARAMETERTEST CONDITIONSTYPUNIT
MINTYPMAXMINMAXMINMAX
From Output
Under Test
LOAD CIRCUIT
Input
NOTES: A. CL includes probe and test-fixture capacitance.
90%90%
t
r
VOLTAGE WAVEFORM
INPUT RISE AND FALL TIMES
B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following
characteristics: PRR ≤ 1 MHz, ZO = 50 Ω, tr = 6 ns, tf = 6 ns.
C. The outputs are measured one at a time with one input transition per measurement.
D. t