Texas Instruments SN54HC4040J, SN74HC4040D, SN74HC4040DBLE, SN74HC4040DBR, SN74HC4040DR Datasheet
...
SN54HC4040, SN74HC4040
12-BIT ASYNCHRONOUS BINARY COUNTERS
SCLS160B – DECEMBER 1982 – REVISED MA Y 1997
D
Package Options Include Plastic
Small-Outline (D), Shrink Small-Outline
(DB), Thin Shrink Small-Outline (PW), and
Ceramic Flat (W) Packages, Ceramic Chip
Carriers (FK), and Standard Plastic (N) and
Ceramic (J) 300-mil DIPs
description
The ’HC4040 are 12-stage asynchronous binary
counters with the outputs of all stages available
externally. A high level at the clear (CLR) input
asynchronously clears the counter and resets all
outputs low. The count is advanced on a
high-to-low transition at the clock (CLK) input.
Applications include time-delay circuits, counter
controls, and frequency-dividing circuits.
The SN54HC4040 is characterized for operation
over the full military temperature range of –55°C
to 125°C. The SN74HC4040 is characterized for
operation from –40°C to 85°C.
11
10
†
RCTR12
0
CT=0
CT
11
logic symbol
CLR
CLK
13
12
14
15
SN54HC4040 . . . J OR W PACKAGE
SN74HC4040 . . . D, DB, N, OR PW PACKAGE
SN54HC4040 . . . FK PACKAGE
Q
E
Q
G
NC
Q
D
Q
C
9
Q
A
7
Q
B
6
Q
C
5
Q
D
3
Q
E
2
Q
F
4
Q
G
Q
H
Q
I
Q
J
Q
K
1
Q
L
NC – No internal connection
(TOP VIEW)
Q
1
L
Q
2
F
Q
3
E
Q
4
G
5
Q
D
6
Q
C
7
Q
B
GND
8
(TOP VIEW)
F
QQNC
3212019
4
5
6
7
8
910111213
B
Q
L
GND
NC
16
15
14
13
12
11
10
9
CC
V
A
Q
V
CC
Q
K
Q
J
Q
H
Q
I
CLR
CLK
Q
A
K
Q
18
17
16
15
14
CLK
Q
J
Q
H
NC
Q
I
CLR
†
This symbol is in accordance with ANSI/IEEE Std 91-1984 and
IEC Publication 617-12.
Pin numbers shown are for the D, DB, J, N, PW, and W packages.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
Copyright 1997, Texas Instruments Incorporated
1
SN54HC4040, SN74HC4040
12-BIT ASYNCHRONOUS BINARY COUNTERS
SCLS160B – DECEMBER 1982 – REVISED MA Y 1997
logic diagram (positive logic)
11
CLR
10
CLK
R
T
Pin numbers shown are for the D, DB, J, N, PW, and W packages.
R
T
2 4 13 12 14 15 1
Q
F
R
T
R
T
Q
G
absolute maximum ratings over operating free-air temperature range
R
T
953
Q
A
R
T
Q
H
R
T
7
Q
B
R
T
Q
I
R
T
6
Q
C
R
T
Q
J
R
T
Q
D
R
Q
K
Q
E
T
Q
L
†
Supply voltage range, VCC –0.5 V to 7 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Input clamp current, I
(VI < 0 or VI > VCC) (see Note 1) ±20 mA. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
IK
Output clamp current, IOK (VO < 0 or VO > VCC) (see Note 1) ±20 mA. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Continuous output current, IO (VO = 0 to VCC) ±25 mA. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Continuous current through VCC or GND ±50 mA. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Package thermal impedance, θ
(see Note 2): D package 113°C/W. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
JA
DB package 131°C/W. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
N package 78°C/W. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
PW package 149°C/W. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Storage temperature range, T
†
Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace
length of zero.
–65°C to 150°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
stg
2
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
Loading...