Texas Instruments SN54HC165J, SN74HC165PWLE, SN74HC165PWR, SN74HC165D, SN74HC165DR Datasheet
...
FUNCTION
D
Complementary Outputs
D
Direct Overriding Load (Data) Inputs
D
Gated Clock Inputs
D
Parallel-to-Serial Data Conversion
D
Package Options Include Plastic
Small-Outline (D), Thin Shrink
Small-Outline (PW), and Ceramic Flat (W)
Packages, Ceramic Chip Carriers (FK), and
Standard Plastic (N) and Ceramic (J)
300-mil DIPs
description
SN54HC165, SN74HC165
8-BIT PARALLEL-LOAD SHIFT REGISTERS
SCLS116C – DECEMBER 1982 – REVISED MAY 1997
SN54HC165 ...J OR W PACKAGE
SN74HC165 . . . D, N, OR PW PACKAGE
SH/LD
CLK
Q
GND
(TOP VIEW)
1
2
E
3
F
4
G
5
H
6
7
H
8
16
15
14
13
12
11
10
9
V
CC
CLK INH
D
C
B
A
SER
Q
H
The ’HC165 are 8-bit parallel-load shift registers
that, when clocked, shift the data toward a serial
(Q
) output. Parallel-in access to each stage is
H
SN54HC165 . . . FK PACKAGE
(TOP VIEW)
provided by eight individual direct data (A–H)
inputs that are enabled by a low level at the
shift/load (SH/LD) input. The ’HC165 also feature
a clock-inhibit (CLK INH) function and a
complementary serial (Q
) output.
H
Clocking is accomplished by a low-to-high
transition of the clock (CLK) input while SH/LD
is
held high and CLK INH is held low. The functions
of CLK and CLK INH are interchangeable. Since
a low CLK and a low-to-high transition of CLK INH
also accomplish clocking, CLK INH should be
changed to the high level only while CLK is high.
Parallel loading is inhibited when SH/LD
is held
CLK
3212019
4
E
5
F
6
NC
7
G
8
H
910111213
H
Q
NC – No internal connection
SH/LD
NC
NC
GND
CC
V
CLK INH
18
17
16
15
14
H
Q
SER
D
C
NC
B
A
high. While SH/LD is low, the parallel inputs to the
register are enabled independently of the levels of
the CLK, CLK INH, or serial (SER) inputs.
The SN54HC165 is characterized for operation over the full military temperature range of –55°C to 125°C. The
SN74HC165 is characterized for operation from –40°C to 85°C.
FUNCTION TABLE
INPUTS
SH/LD
†
Shift = content of each internal register shifts
toward serial output QH. Data at SER is
shifted into the first register.
CLK CLK INH
L X X Parallel load
H H X No change
H X H No change
H L ↑ Shift
H ↑ L Shift
†
†
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
Copyright 1997, Texas Instruments Incorporated
1
SN54HC165, SN74HC165
8-BIT PARALLEL-LOAD SHIFT REGISTERS
SCLS116C – DECEMBER 1982 – REVISED MAY 1997
logic symbol
†
This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
†
SRG8
C1 [LOAD]
≥1
C2/
2D
1D
1D
1D
SH/LD
CLK INH
CLK
SER
1
15
2
10
11
A
12
B
13
C
14
D
3
E
4
F
5
G
6
H
Pin numbers shown are for the D, J, N, PW, and W packages.
logic diagram (positive logic)
9
Q
H
7
Q
H
ABCDEFGH
11 12 13 14 3 4 5 6
S
1D
R
C1
S
1D
R
C1
SH/LD
CLK INH
CLK
SER
1
15
2
10
Pin numbers shown are for the D, J, N, PW, and W packages.
S
1D
R
C1
S
1D
R
C1
S
1D
R
C1
S
1D
R
C1
S
1D
R
C1
S
1D
R
C1
9
Q
H
7
Q
H
2
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
typical shift, load, and inhibit sequence
CLK
CLK INH
SN54HC165, SN74HC165
8-BIT PARALLEL-LOAD SHIFT REGISTERS
SCLS116C – DECEMBER 1982 – REVISED MAY 1997
Data
Inputs
SER
SH/LD
Q
L
A
B
C
D
E
F
G
H
H
H
L
H
L
H
L
H
H
H
H
H
L
H
L
H
L
L
Q
H
Inhibit Serial Shift
Load
L
absolute maximum ratings over operating free-air temperature range
L
H
L
H
L
H
†
Supply voltage range, VCC –0.5 V to 7 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Input clamp current, IIK (VI < 0 or VI > VCC) (see Note 1) ±20 mA. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Output clamp current, IOK (VO < 0 or VO > VCC) (see Note 1) ±20 mA. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Continuous output current, I
(VO = 0 to VCC) ±25 mA. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
O
Continuous current through VCC or GND ±50 mA. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Package thermal impedance, θ
(see Note 2): D package 113°C/W. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
JA
N package 78°C/W. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
PW package 149°C/W. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Storage temperature range, T
†
Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace
length of zero.
–65°C to 150°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
stg
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
3
Loading...