TEXAS INSTRUMENTS SN54ALS688 Technical data

OUTPUT

查询5962-88578012A供应商

SN54ALS688, SN74ALS688

8-BIT IDENTITY COMPARATORS

SDAS228A – JUNE 1982 – REVISED JANUARY 1995

• Compare Two 8-Bit Words

• Totem-Pole Outputs (P = Q)

• ′ALS688 Are Identical to ′ALS521

• Package Options Include Plastic

Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

description

These identity comparators perform comparisons on two 8-bit binary or BCD words and provide P = Q

outputs. These devices have totem-pole

outputs. The SN54ALS688 is characterized for operation

over the full military temperature range of –55°C to 125°C. The SN74ALS688 is characterized for operation from 0°C to 70°C.

FUNCTION TABLE

INPUTS

DATA

ENABLE

P, Q

P = Q L L P > Q LH P < Q LH

XHH

G

P = Q

SN54ALS688 ...J PACKAGE

SN74ALS688 ...DW OR N PACKAGE

SN54ALS688 . . . FK PACKAGE

P1

Q1

P2

Q2

P3

(TOP VIEW)

G

1

P0

2

Q0

3

P1

4

Q1

5

P2

6

Q2

7

P3

8 9

Q3

GND

10

(TOP VIEW)

Q0P0G

3212019

4 5 6 7 8

910111213

Q3

P4

20 19 18 17 16 15 14 13 12 11

V

CC

Q4

V

CC

P = Q Q7 P7 Q6 P6 Q5 P5 Q4 P4

18 17 16 15 14

P5 P = Q

Q7 P7 Q6 P6 Q5

GND

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright  1995, Texas Instruments Incorporated

1

SN54ALS688, SN74ALS688 8-BIT IDENTITY COMPARATORS

SDAS228A – JUNE 1982 – REVISED JANUAR Y 1995

logic symbol

†

This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

†

G1 0

7 0

7

COMP

P

1P=Q

Q

P0 P1 P2 P3 P4 P5 P6

P7 Q0 Q1 Q2 Q3 Q4 Q5 Q6 Q7

1

G

2 4 6 8 11 13 15 17 3 5 7 9 12 14 16 18

19

P = Q

2

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

logic diagram (positive logic)

17

P7

18

Q7

15

P6

16

Q6

13

P5

14

Q5

11

P4

12

Q4

8

P3

SN54ALS688, SN74ALS688

8-BIT IDENTITY COMPARATORS

SDAS228A – JUNE 1982 – REVISED JANUARY 1995

19

P = Q

9

Q3

6

P2

7

Q2

4

P1

5

Q1

2

P0

3

Q0

1

G

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V Input voltage, V Operating free-air temperature range, T

Storage temperature range –65°C to 150°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

†

Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

CC

7 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

I

: SN54ALS688 –55°C to 125°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . .

A

SN74ALS688 0°C to 70°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

†

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

3

SN54ALS688, SN74ALS688

UNIT

PARAMETER

TEST CONDITIONS

UNIT

V

(

)

(

)

(INPUT)

(OUTPUT)

P

Q

ns

Q

P

Q

ns

G

P

Q

ns

8-BIT IDENTITY COMPARATORS

SDAS228A – JUNE 1982 – REVISED JANUAR Y 1995

recommended operating conditions

SN54ALS688 SN74ALS688

MIN NOM MAX MIN NOM MAX

V

CC

V

IH

V

IL

I

OH

I

OL

T

A

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

†

All typical values are at VCC = 5 V, TA = 25°C.

‡

The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.

NOTE 1: ICC is measured with G

Supply voltage 4.5 5 5.5 4.5 5 5.5 V High-level input voltage 2 2 V Low-level input voltage 0.7 0.8 V High-level output current –1 –2.6 mA Low-level output current 12 24 mA Operating free-air temperature –55 125 0 70 °C

SN54ALS688 SN74ALS688

MIN TYP†MAX MIN TYP†MAX

V

I I I I I

IK

OH

OL

I IH IL O CC

‡

VCC = 4.5 V, II = –18 mA –1.5 –1.5 V VCC = 4.5 V to 5.5 V, IOH = – 0.4 mA VCC –2 VCC –2

= 4.5

CC

= 4.5

CC

VCC = 5.5 V, VI = 7 V 0.1 0.1 mA VCC = 5.5 V, VI = 2.7 V 20 20 µA VCC = 5.5 V, VI = 0.4 V –0.1 –0.1 mA VCC = 5.5 V, VO = 2.25 V –20 –112 –30 –112 mA VCC = 5.5 V, See Note 1 12 19 12 19 mA

grounded, P and Q at 4.5 V.

IOH = – 1 mA 2.4 3.3 IOH = – 2.6 mA 2.4 3.3 IOL = 12 mA 0.25 0.4 0.25 0.4 IOL = 24 mA 0.35 0.5

V

switching characteristics (see Figure 1)

VCC = 4.5 V to 5.5 V, CL = 50 pF,

PARAMETER

t

PLH

t

PHL

t

PLH

t

PHL

t

PLH

t

§

For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

PHL

FROM INPUT

TO

OUTPUT

=

RL = 500 Ω TA = MIN to MAX

SN54ALS688 SN74ALS688

MIN MAX MIN MAX

3 16 3 12 5 25 5 20 3 16 3 12 5 25 5 20 3 15 3 12 5 25 5 22

,

§

UNIT

4

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

From Output

Under Test

(see Note A)

SN54ALS688, SN74ALS688

8-BIT IDENTITY COMPARATORS

SDAS228A – JUNE 1982 – REVISED JANUARY 1995

PARAMETER MEASUREMENT INFORMATION

SERIES 54ALS/74ALS AND 54AS/74AS DEVICES

7 V

V

CC

S1

R

L

Test Point

C

L

R

L

From Output

Under Test

C

(see Note A)

Test Point

L

From Output

Under Test

(see Note A)

R1

C

L

RL = R1 = R2

Test Point

R2

LOAD CIRCUIT FOR

BI-STATE

TOTEM-POLE OUTPUTS

Timing

Input

t

su

Data

Input

VOLTAGE WAVEFORMS

SETUP AND HOLD TIMES

Output

Control

(low-level

enabling)

Waveform 1

S1 Closed

(see Note B)

Waveform 2

S1 Open

(see Note B)

t

PZL

t

PZH

ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS

VOLTAGE WAVEFORMS

1.3 V

t

PHZ

1.3 V

t

1.3 V1.3 V

FOR OPEN-COLLECTOR OUTPUTS

h

t

PLZ

LOAD CIRCUIT

3.5 V

0.3 V

3.5 V

0.3 V

3.5 V

0.3 V

[

3.5 V

V

OL

0.3 V

V

OH

0.3 V

[

0 V

High-Level

Low-Level

Out-of-Phase

(see Note C)

Pulse

Input

In-Phase

Output

LOAD CIRCUIT

FOR 3-STATE OUTPUTS

1.3 V 1.3 V

t

w

1.3 V 1.3 V

VOLTAGE WAVEFORMS

PULSE DURATIONS

1.3 V 1.3 V

t

PLH

t

PHL

1.3 V 1.3 V

VOLTAGE WAVEFORMS

PROPAGATION DELAY TIMES

1.3 V1.3 V

t

PHL

t

PLH

3.5 V

0.3 V

3.5 V

0.3 V

3.5 V

0.3 V

V

OH

OL

OH

OL

NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. When measuring propagation delay items of 3-state outputs, switch S1 is open. D. All input pulses have the following characteristics: PRR ≤ 1 MHz, tr = tf = 2 ns, duty cycle = 50%. E. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

5