ESD Protection Exceeds JESD 22
– 2000-V Human-Body Model (A114-A)
– 200-V Machine Model (A115-A)
– 1000-V Charged-Device Model (C101)
description/ordering information
The ’AHCT541 octal buffers/drivers are ideal for
driving bus lines or buffer memory address
registers. These devices feature inputs and
outputs on opposite sides of the package to
facilitate printed circuit board layout.
The 3-state control gate is a 2-input AND gate with
active-low inputs so that if either output-enable
(OE1
or OE2) input is high, all corresponding
outputs are in the high-impedance state. The
outputs provide noninverted data when they are
not in the high-impedance state.
T o ensure the high-impedance state during power
up or power down, OE
through a pullup resistor; the minimum value of
the resistor is determined by the current-sinking
capability of the driver.
T
A
–
–55°C to 125°C
†
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines
are available at www.ti.com/sc/package.
should be tied to V
PACKAGE
PDIP – NTubeSN74AHCT541NSN74AHCT541N
–
SOP – NSTape and reelSN74AHCT541NSRAHCT541
SSOP – DBTape and reelSN74AHCT541DBRHB541
SN74AHCT541 . . . DB, DGV, DW, N, NS, OR PW PACKAGE
CC
ORDERING INFORMA TION
†
TubeSN74AHCT541DW
Tape and reelSN74AHCT541DWR
TubeSN74AHCT541PW
Tape and reelSN74AHCT541PWR
ORDERABLE
PART NUMBER
SN54AHCT541 ...J OR W PACKAGE
(TOP VIEW)
1
OE1
2
A1
3
A2
4
A3
5
A4
6
A5
7
A6
8
A7
9
A8
GND
SN54AHCT541 . . . FK PACKAGE
10
(TOP VIEW)
A2A1OE1
A3
A4
A5
A6
A7
3212019
4
5
6
7
8
910111213
A8
Y8
20
19
18
17
16
15
14
13
12
11
V
CC
Y7
V
CC
OE2
Y1
Y2
Y3
Y4
Y5
Y6
Y7
Y8
18
17
16
15
14
Y6OE2
Y1
Y2
Y3
Y4
Y5
GND
TOP-SIDE
MARKING
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
Copyright 2003, Texas Instruments Incorporated
On products compliant to MIL-PRF-38535, all parameters are tested
unless otherwise noted. On all other products, production
processing does not necessarily include testing of all parameters.
1
SN54AHCT541, SN74AHCT541
OCTAL BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS
SCLS269O – DECEMBER 1995 – REVISED JULY 2003
logic diagram (positive logic)
FUNCTION TABLE
(each buffer/driver)
INPUTS
OE1OE2A
LLLL
LLH H
HXX Z
XHXZ
OUTPUT
Y
OE1
OE2
1
19
218
A1
To Seven Other Channels
Y1
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage range, V
Input voltage range, V
Output voltage range, V
Input clamp current, I
Output clamp current, I
Continuous output current, I
Continuous current through V
Package thermal impedance, θ
Storage temperature range, T
†
Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. The package thermal impedance is calculated in accordance with JESD 51-7.
Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
TA = 25°CSN54AHCT541SN74AHCT541
MINTYPMAXMINMAXMINMAX
4.44.54.44.4
3.943.83.8
0.10.10.1
0.360.440.44
I
I
I
∆I
C
C
OH
OL
I
OZ
CC
i
o
CC
CC
IOH = –50 mA
IOH = –8 mA
IOL = 50 mA
IOL = 8 mA
VI = 5.5 V or GND0 V to 5.5 V±0.1±1*±1
VO = VCC or GND5.5 V±0.25±2.5±2.5
VI = VCC or GND,IO = 05.5 V44040
One input at 3.4 V ,
†
Other inputs at VCC or GND
VI = VCC or GND5 V21010pF
VO = VCC or GND5 V4pF
5.5 V1.351.51.5mA
CC
0V
CC
V
m
A
m
A
m
A
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
3
SN54AHCT541, SN74AHCT541
PARAMETER
UNIT
AYC
15 pF
ns
OE
Y
C
15 pF
ns
OE
Y
C
15 pF
ns
AYC
50 pF
ns
OE
Y
C
50 pF
ns
OE
Y
C
50 pF
ns
OCTAL BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS
SCLS269O – DECEMBER 1995 – REVISED JULY 2003
switching characteristics over recommended operating free-air temperature range,
V
= 5 V ± 0.5 V (unless otherwise noted) (see Figure 1)
CC
FROMTOLOAD
(INPUT)(OUTPUT)CAPACITANCE
t
PLH
t
PHL
t
PZH
t
PZL
t
PHZ
t
PLZ
t
PLH
t
PHL
t
PZH
t
PZL
t
PHZ
t
PLZ
t
sk(o)
* On products compliant to MIL-PRF-38535, this parameter is not production tested.
** On products compliant to MIL-PRF-38535, this parameter does not apply.
CL = 50 pF1**1ns
p
=
L
p
=
L
p
=
L
p
=
L
p
=
L
p
=
L
TA = 25°CSN54AHCT541SN74AHCT541
MINTYPMAXMINMAXMINMAX
4.1*6*1*6.5*16.5
3.7*5.5*1*6.5*16.5
5*7*1*8*18
5*7*1*8*18
4.5*7*1*8*18
4.5*7*1*8*18
6.28.519.519.5
68.519.519.5
7.510112112
7.510112112
710112112
710112112
operating characteristics, V
C
Power dissipation capacitanceNo load,f = 1 MHz12pF
pd
= 5 V, TA = 25°C
CC
PARAMETERTEST CONDITIONSTYPUNIT
4
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
From Output
Under Test
(see Note A)
SN54AHCT541, SN74AHCT541
OCTAL BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS
SCLS269O – DECEMBER 1995 – REVISED JULY 2003
PARAMETER MEASUREMENT INFORMATION
V
Test
Point
C
L
From Output
Under Test
(see Note A)
C
L
RL = 1 kΩ
S1
CC
Open
GND
TESTS1
t
PLH/tPHL
t
PLZ/tPZL
t
PHZ/tPZH
Open Drain
Open
V
CC
GND
V
CC
LOAD CIRCUIT FOR
TOTEM-POLE OUTPUTS
t
w
Input
Input
In-Phase
Output
Out-of-Phase
Output
INVERTING AND NONINVERTING OUTPUTS
NOTES: A. CL includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 1 MHz, ZO = 50 Ω, tr ≤ 3 ns, tf ≤ 3 ns.
D. The outputs are measured one at a time with one input transition per measurement.
E. All parameters and waveforms are not applicable to all devices.
1.5 V1.5 V
VOLTAGE WAVEFORMS
PULSE DURATION
t
PLH
50% V
t
PHL
50% V
VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
3-STATE AND OPEN-DRAIN OUTPUTS
CC
CC
LOAD CIRCUIT FOR
3 V
0 V
3 V
0 V
t
PHL
V
t
PLH
CC
V
V
CC
V
OH
OL
OH
OL
50% V
50% V
Timing Input
Data Input
Output
Control
Output
Waveform 1
S1 at V
(see Note B)
Waveform 2
(see Note B)
CC
Output
S1 at GND
1.5 V
t
CC
CC
h
t
PLZ
VOL + 0.3 V
t
PHZ
VOH – 0.3 V
t
su
1.5 V1.5 V
VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES
1.5 V1.5 V1.5 V1.5 V
t
PZL
50% V
t
PZH
50% V
VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING
3 V
0 V
3 V
0 V
3 V
0 V
≈V
V
OL
V
OH
≈0 V
CC
Figure 1. Load Circuit and Voltage Waveforms
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
5
Loading...
+ 11 hidden pages
You need points to download manuals.
1 point = 1 manual.
You can buy points or you can get point for every manual you upload.