TEXAS INSTRUMENTS SN54AHCT14 Technical data

SOIC
D
AHCT14
TSSOP
PW
HB14
D
Inputs Are TTL-Voltage Compatible
D
SN54AHCT14, SN74AHCT14
HEX SCHMITT-TRIGGER INVERTERS
SCLS246P – OCTOBER 1995 – REVISED JUL Y 2003
D
ESD Protection Exceeds JESD 22 – 2000-V Human-Body Model (A114-A) – 200-V Machine Model (A115-A) – 1000-V Charged-Device Model (C101)
SN54AHCT14 ...J OR W PACKAGE SN74AHCT14 . . . D, DB, DGV, N, NS,
OR PW PACKAGE
(TOP VIEW)
1A
1
1Y
2 3
2A
4
2Y
5
3A
6
3Y
GND
7
14 13 12 11 10
V
CC
6A 6Y 5A 5Y
9
4A
8
4Y
SN74AHCT14 . . . RGY PACKAGE
1Y 2A 2Y 3A 3Y
(TOP VIEW)
1A
114 2 3 4 5 6
78
CC
V
13 12 11 10
6A 6Y 5A 5Y
9
4A
4Y
GND
SN54AHCT14 . . . FK PACKAGE
2A
NC
2Y
NC
3A
NC – No internal connection
(TOP VIEW)
1Y1ANC
3212019
4 5 6 7 8
910111213
3Y
NC
GND
CC
V
4Y
description/ordering information
The ’AHCT14 devices contain six independent inverters. These devices perform the Boolean function Y = A. Each circuit functions as an independent inverter, but because of the Schmitt action, the inverters have dif ferent
input threshold levels for positive-going (V
ORDERING INFORMA TION
T
A
QFN – RGY Tape and reel SN74AHCT14RGYR HB14 PDIP – N Tube SN74AHCT14N SN74AHCT14N
–40°C to 85°C
–55°C to 125°C
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.
SOP – NS Tape and reel SN74AHCT14NSR AHCT14 SSOP – DB Tape and reel SN74AHCT14DBR HB14
TVSOP – DGV Tape and reel SN74AHCT14DGVR HB14 CDIP – J Tube SNJ54AHCT14J SNJ54AHCT14J CFP – W Tube SNJ54AHCT14W SNJ54AHCT14W LCCC – FK Tube SNJ54AHCT14FK SNJ54AHCT14FK
PACKAGE
) and for negative-going (VT–) signals.
T+
Tube SN74AHCT14D Tape and reel SN74AHCT14DR
Tube SN74AHCT14PW Tape and reel SN74AHCT14PWR
ORDERABLE
PART NUMBER
TOP-SIDE MARKING
6A
18 17 16 15 14
4A
6Y NC 5A NC 5Y
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
Copyright 2003, Texas Instruments Incorporated
On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.
1
SN54AHCT14, SN74AHCT14
UNIT
HEX SCHMITT-TRIGGER INVERTERS
SCLS246P – OCTOBER 1995 – REVISED JULY 2003
FUNCTION TABLE
INPUT
logic diagram, each inverter (positive logic)
(each inverter)
OUTPUT
A
H L L H
Y
YA
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage range, V Input voltage range, V Output voltage range, V Input clamp current, I Output clamp current, I Continuous output current, I Continuous current through V Package thermal impedance, θ
–0.5 V to 7 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
CC
(see Note 1) –0.5 V to 7 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
I
(see Note 1) –0.5 V to VCC + 0.5 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
O
(V
< 0) –20 mA. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
IK
I
(V
OK
< 0 or VO > VCC) ±20 mA. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
O
(V
= 0 to VCC) ±25 mA. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
O
O
or GND ±50 mA. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
CC
(see Note 2): D package 86°C/W. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
JA
(see Note 2): DB package 96°C/W. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
(see Note 2): DGV package 127°C/W. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
(see Note 2): N package 80°C/W. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
(see Note 2): NS package 76°C/W. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
(see Note 2): PW package 113°C/W. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
(see Note 3): RGY package 47°C/W. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Storage temperature range, T
Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. The package thermal impedance is calculated in accordance with JESD 51-7.
3. The package thermal impedance is calculated in accordance with JESD 51-5.
–65°C to 150°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
stg
recommended operating conditions (see Note 4)
SN54AHCT14 SN74AHCT14
MIN MAX MIN MAX
V V V I
OH
I
OL
T
NOTE 4: All unused inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the TI application report,
Supply voltage 4.5 5.5 4.5 5.5 V
CC
Input voltage 0 5.5 0 5.5 V
I
Output voltage 0 V
O
High-level output current –8 –8 mA Low-level output current 8 8 mA Operating free-air temperature –55 125 –40 85 °C
A
Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
CC
0 V
CC
V
2
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
PARAMETER
TEST CONDITIONS
V
UNIT
Positi
t
V
N
t
V
Hyst
V
V
V
V
V
PARAMETER
UNIT
A
Y
C
15 pF
ns
A
Y
C
50 pF
ns
PARAMETER
UNIT
SN54AHCT14, SN74AHCT14
HEX SCHMITT-TRIGGER INVERTERS
SCLS246P – OCTOBER 1995 – REVISED JULY 2003
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)
CC
V
T+
T–
T
eresis
OH
OL
I
I
I
CC
I
CC
C
i
p
p
IOH = –50 mA 4.5 V 4.4 4.5 4.4 4.4 IOH = –8 mA 4.5 V 3.94 3.8 3.8 IOL = 50 mA 4.5 V 0.1 0.1 0.1 IOL = 8 mA 4.5 V 0.36 0.44 0.44 VI = 5.5 V or GND 0 V to 5.5 V ±0.1 ±1* ±1 VI = VCC or GND, IO = 0 5.5 V 2 20 20
One input at 3.4 V , Other inputs at VCC or GND
VI = VCC or GND 5 V 2 10 10 pF
ve-going inpu
threshold voltage
V egative-going inpu threshold voltage
V
(VT+ – VT–)
* On products compliant to MIL-PRF-38535, this parameter is not production tested at VCC = 0 V.
This is the increase in supply current for each input at one of the specified TTL voltage levels, rather than 0 V or VCC.
4.5 V 0.9 1.9 0.9 1.9 0.9 1.9
5.5 V 1 2.1 1 2.1 1 2.1
4.5 V 0.5 1.5 0.5 1.5 0.5 1.5
5.5 V 0.6 1.7 0.6 1.7 0.6 1.7
4.5 V 0.4 1.4 0.4 1.4 0.4 1.4
5.5 V 0.4 1.5 0.4 1.5 0.4 1.5
5.5 V 1.35 1.5 1.5 mA
TA = 25°C SN54AHCT14 SN74AHCT14
MIN TYP MAX MIN MAX MIN MAX
m
A
m
A
switching characteristics over recommended operating free-air temperature range V
= 5 V ± 0.5 V (unless otherwise noted) (see Figure 1)
CC
FROM TO LOAD
(INPUT) (OUTPUT) CAPACITANCE
t
PLH
t
PHL
t
PLH
t
PHL
** On products compliant to MIL-PRF-38535, this parameter is not production tested.
noise characteristics, V
V
OL(P)
V
OL(V)
V
OH(V)
V
IH(D)
V
IL(D)
NOTE 5: Characteristics are for surface-mount packages only.
Quiet output, maximum dynamic V Quiet output, minimum dynamic V Quiet output, minimum dynamic V High-level dynamic input voltage 2.1 V Low-level dynamic input voltage 0.5 V
operating characteristics, V
C
Power dissipation capacitance No load, f = 1 MHz 12 pF
pd
= 5 V, CL = 50 pF, TA = 25°C (see Note 5)
CC
OL OL OH
= 5 V, TA = 25°C
CC
PARAMETER TEST CONDITIONS TYP UNIT
p
=
L
p
=
L
TA = 25°C SN54AHCT14 SN74AHCT14
MIN TYP MAX MIN MAX MIN MAX
4** 7** 1** 8** 1 8 4** 7** 1** 8** 1 8
5.5 8 1 9 1 9
5.5 8 1 9 1 9
SN74AHCT14
MIN TYP MAX
0.9 V
–0.7 V
4.3 V
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
3
SN54AHCT14, SN74AHCT14 HEX SCHMITT-TRIGGER INVERTERS
SCLS246P – OCTOBER 1995 – REVISED JULY 2003
PARAMETER MEASUREMENT INFORMATION
From Output
Under Test
(see Note A)
Test Point
C
L
From Output
Under Test
C
(see Note A)
V
RL = 1 k
L
S1
CC
Open
GND
TEST S1
t
PLH/tPHL
t
PLZ/tPZL
t
PHZ/tPZH
Open Drain
Open
V
CC
GND V
CC
LOAD CIRCUIT FOR
TOTEM-POLE OUTPUTS
t
w
Input
Input
In-Phase
Output
Out-of-Phase
Output
INVERTING AND NONINVERTING OUTPUTS
NOTES: A. CL includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR 1 MHz, ZO = 50 Ω, tr 3 ns, tf 3 ns. D. The outputs are measured one at a time with one input transition per measurement. E. All parameters and waveforms are not applicable to all devices.
1.5 V 1.5 V
VOLTAGE WAVEFORMS
PULSE DURATION
t
PLH
50% V
t
PHL
50% V
VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
3-STATE AND OPEN-DRAIN OUTPUTS
CC
CC
LOAD CIRCUIT FOR
3 V
0 V
3 V
0 V
t
PHL
V
t
PLH
CC
V
V
CC
V
OH
OL
OH
OL
50% V
50% V
Timing Input
Data Input
Output
Control
Output
Waveform 1
S1 at V
(see Note B)
Waveform 2
(see Note B)
CC
Output
S1 at GND
1.5 V
t
CC
CC
h
t
PLZ
VOL + 0.3 V
t
PHZ
VOH – 0.3 V
t
su
1.5 V 1.5 V
VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES
1.5 V 1.5 V1.5 V 1.5 V
t
PZL
50% V
t
PZH
50% V
VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING
3 V
0 V
3 V
0 V
3 V
0 V
V
V
OL
V
OH
0 V
CC
Figure 1. Load Circuit and Voltage Waveforms
4
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
PACKAGE OPTION ADDENDUM
www.ti.com
26-Sep-2005
PACKAGING INFORMATION
Orderable Device Status
5962-9680101Q2A ACTIVE LCCC FK 20 1 TBD Call TI Level-NC-NC-NC 5962-9680101QCA ACTIVE CDIP J 14 1 TBD Call TI Level-NC-NC-NC 5962-9680101QDA ACTIVE CFP W 14 1 TBD Call TI Level-NC-NC-NC
5962-9680101VCA ACTIVE CDIP J 14 1 TBD Call TI Call TI 5962-9680101VDA ACTIVE CFP W 14 1 TBD Call TI Call TI
SN74AHCT14D ACTIVE SOIC D 14 50 Green (RoHS &
SN74AHCT14DBLE OBSOLETE SSOP DB 14 TBD Call TI Call TI
SN74AHCT14DBR ACTIVE SSOP DB 14 2000 Green (RoHS &
SN74AHCT14DBRE4 ACTIVE SSOP DB 14 2000 Green (RoHS &
SN74AHCT14DE4 ACTIVE SOIC D 14 50 Green (RoHS &
SN74AHCT14DG4 ACTIVE SOIC D 14 50 Green (RoHS &
SN74AHCT14DGVR ACTIVE TVSOP DGV 14 2000 Green (RoHS &
SN74AHCT14DGVRE4 ACTIVE TVSOP DGV 14 2000 Green (RoHS &
SN74AHCT14DR ACTIVE SOIC D 14 2500 Green (RoHS &
SN74AHCT14DRE4 ACTIVE SOIC D 14 2500 Green (RoHS &
SN74AHCT14DRG4 ACTIVE SOIC D 14 2500 Green (RoHS &
SN74AHCT14N ACTIVE PDIP N 14 25 Pb-Free
SN74AHCT14NSR ACTIVE SO NS 14 2000 Green (RoHS &
SN74AHCT14NSRE4 ACTIVE SO NS 14 2000 Green (RoHS &
SN74AHCT14NSRG4 ACTIVE SO NS 14 2000 Green (RoHS &
SN74AHCT14PW ACTIVE TSSOP PW 14 90 Green (RoHS &
SN74AHCT14PWE4 ACTIVE TSSOP PW 14 90 Green (RoHS &
SN74AHCT14PWG4 ACTIVE TSSOP PW 14 90 Green (RoHS &
SN74AHCT14PWLE OBSOLETE TSSOP PW 14 TBD Call TI Call TI
SN74AHCT14PWR ACTIVE TSSOP PW 14 2000 Green (RoHS &
SN74AHCT14PWRE4 ACTIVE TSSOP PW 14 2000 Green (RoHS &
SN74AHCT14PWRG4 ACTIVE TSSOP PW 14 2000 Green (RoHS &
SN74AHCT14RGYR ACTIVE QFN RGY 14 1000 Green (RoHS & CU NIPDAU Level-2-260C-1YEAR
(1)
Package
Type
Package Drawing
Pins Package
Qty
Eco Plan
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
(RoHS)
(2)
Lead/Ball Finish MSL Peak Temp
CU NIPDAU Level-1-260C-UNLIM
CU NIPDAU Level-1-260C-UNLIM
CU NIPDAU Level-1-260C-UNLIM
CU NIPDAU Level-1-260C-UNLIM
CU NIPDAU Level-1-260C-UNLIM
CU NIPDAU Level-1-260C-UNLIM
CU NIPDAU Level-1-260C-UNLIM
CU NIPDAU Level-1-260C-UNLIM
CU NIPDAU Level-1-260C-UNLIM
CU NIPDAU Level-1-260C-UNLIM
CU NIPDAU Level-NC-NC-NC
CU NIPDAU Level-1-260C-UNLIM
CU NIPDAU Level-1-260C-UNLIM
CU NIPDAU Level-1-260C-UNLIM
CU NIPDAU Level-1-260C-UNLIM
CU NIPDAU Level-1-260C-UNLIM
CU NIPDAU Level-1-260C-UNLIM
CU NIPDAU Level-1-260C-UNLIM
CU NIPDAU Level-1-260C-UNLIM
CU NIPDAU Level-1-260C-UNLIM
(3)
Addendum-Page 1
PACKAGE OPTION ADDENDUM
www.ti.com
Orderable Device Status
(1)
Package
Type
Package Drawing
Pins Package
Qty
Eco Plan
(2)
Lead/Ball Finish MSL Peak Temp
26-Sep-2005
(3)
no Sb/Br)
SNJ54AHCT14FK ACTIVE LCCC FK 20 1 TBD Call TI Level-NC-NC-NC
SNJ54AHCT14J ACTIVE CDIP J 14 1 TBD Call TI Level-NC-NC-NC
SNJ54AHCT14W ACTIVE CFP W 14 1 TBD Call TI Level-NC-NC-NC
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in
a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device.
(2)
Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check
http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined. Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements
for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)
(3)
MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder
temperature.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 2
Loading...
+ 12 hidden pages