SN74AHC374 . . . DB, DGV, DW, N, NS, OR PW PACKAGE
SN54AHC374 ...J OR W PACKAGE
(TOP VIEW)
1
20
19
18
17
16
15
14
13
12
11
V
CC
8Q
8D
7D
7Q
6Q
6D
5D
5Q
CLK
OE
1Q
1D
2D
2Q
3Q
3D
4D
4Q
GND
2
3
4
5
6
7
8
9
10
SN54AHC374, SN74AHC374
OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS
WITH 3-STATE OUTPUTS
SCLS240I – OCTOBER 1995 – REVISED JUL Y 2003
D
ESD Protection Exceeds JESD 22
– 2000-V Human-Body Model (A114-A)
– 200-V Machine Model (A115-A)
– 1000-V Charged-Device Model (C101)
SN54AHC374 . . . FK PACKAGE
2D
2Q
3Q
3D
4D
(TOP VIEW)
1D1QOE
3 2 1 20 19
4
5
6
7
8
9 10 11 12 13
4Q
CLK
GND
V
CC
5Q
8Q
18
17
16
15
14
5D
8D
7D
7Q
6Q
6D
description/ordering information
The ’AHC374 devices are octal edge-triggered D-type flip-flops that feature 3-state outputs designed
specifically for driving highly capacitive or relatively low-impedance loads. These devices are particularly
suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.
On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels of the data (D) inputs.
A buffered output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high
or low) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines
significantly . The high-impedance state and the increased drive provide the capability to drive bus lines without
interface or pullup components.
ORDERING INFORMA TION
T
A
PDIP – NTubeSN74AHC374NSN74AHC374N
–
–55°C to 125°C
†
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines
are available at www.ti.com/sc/package.
SOP – NSTape and reelSN74AHC374NSRAHC374
SSOP – DBTape and reelSN74AHC374DBRHA374
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
Copyright 2003, Texas Instruments Incorporated
On products compliant to MIL-PRF-38535, all parameters are tested
unless otherwise noted. On all other products, production
processing does not necessarily include testing of all parameters.
1
SN54AHC374, SN74AHC374
OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS
WITH 3-STATE OUTPUTS
SCLS240I – OCTOBER 1995 – REVISED JULY 2003
description/ordering information (continued)
OE does not affect internal operations of the flip-flop. Old data can be retained or new data can be entered while
the outputs are in the high-impedance state.
T o ensure the high-impedance state during power up or power down, OE
should be tied to V
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
FUNCTION TABLE
(each flip-flop)
INPUTS
OECLKD
L↑HH
L↑LL
LH or LXQ
HXXZ
OUTPUT
Q
0
logic diagram (positive logic)
1
OE
11
CLK
1D
3
C1
1D
2
1Q
through a pullup
CC
To Seven Other Channels
2
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
UNIT
mA
mA
∆t/∆v
Input transition rise or fall rate
ns/V
SN54AHC374, SN74AHC374
OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS
WITH 3-STATE OUTPUTS
SCLS240I – OCTOBER 1995 – REVISED JULY 2003
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage range, V
Input voltage range, V
Output voltage range, V
Input clamp current, I
Output clamp current, I
Continuous output current, I
Continuous current through V
Package thermal impedance, θ
Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. The package thermal impedance is calculated in accordance with JESD 51-7.
NOTE 3: All unused inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the TI application report,
Supply voltage25.525.5V
CC
VCC = 2 V1.51.5
High-level input voltage
IH
Low-level input voltage
IL
Input voltage05.505.5V
I
Output voltage0V
O
High-level output current
Low-level output current
p
Operating free-air temperature–55125–4085°C
A
Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
VCC = 3 V
VCC = 5.5 V3.853.85
VCC = 2 V0.50.5
VCC = 3 V
VCC = 5.5 V1.651.65
VCC = 2 V–50–50
VCC = 3.3 V ± 0.3 V
VCC = 5 V ± 0.5 V–8–8
VCC = 2 V5050
VCC = 3.3 V ± 0.3 V
VCC = 5 V ± 0.5 V88
VCC = 3.3 V ± 0.3 V100100
VCC = 5 V ± 0.5 V2020
2.12.1
0.90.9
CC
–4–4
44
0V
CC
V
V
V
m
A
m
A
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
3
SN54AHC374, SN74AHC374
PARAMETER
TEST CONDITIONS
V
UNIT
OH
OL
UNIT
UNIT
OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS
WITH 3-STATE OUTPUTS
SCLS240I – OCTOBER 1995 – REVISED JULY 2003
electrical characteristics over recommended operating free-air temperature range (unless
otherwise noted)
CC
2 V1.921.91.9
IOH = –50 mA
V
OH
IOH = –4 mA
IOH = –8 mA
IOL = 50 mA
V
OL
IOL = 4 mA
IOL = 8 mA
I
I
I
OZ
I
CC
C
i
C
o
* On products compliant to MIL-PRF-38535, this parameter is not production tested at VCC = 0 V.
VI = 5.5 V or GND0 V to 5.5 V±0.1±1*±1
VO = VCC or GND5.5 V±0.25±2.5±2.5
VI = VCC or GND,IO = 05.5 V44040
VI = VCC or GND5 V41010pF
VO = VCC or GND5 V6pF
3 V2.932.92.9
4.5 V4.44.54.44.4
3 V2.582.482.48
4.5 V3.943.83.8
2 V0.10.10.1
3 V0.10.10.1
4.5 V0.10.10.1
3 V0.360.50.44
4.5 V0.360.50.44
TA = 25°CSN54AHC374 SN74AHC374
MINTYPMAXMINMAXMINMAX
V
V
m
A
m
A
m
A
timing requirements over recommended operating free-air temperature range, VCC = 3.3 V ± 0.3 V
(unless otherwise noted) (see Figure 1)
TA = 25°CSN54AHC374 SN74AHC374
MINMAXMINMAXMINMAX
t
Pulse duration, CLK high or low55.55.5ns
w
t
Setup time, data before CLK↑
su
t
Hold time, data after CLK↑222ns
h
4.544ns
timing requirements over recommended operating free-air temperature range, VCC = 5 V ± 0.5 V
(unless otherwise noted) (see Figure 1)
TA = 25°CSN54AHC374 SN74AHC374
MINMAXMINMAXMINMAX
t
Pulse duration, CLK high or low555ns
w
t
Setup time, data before CLK↑
su
t
Hold time, data after CLK↑222ns
h
333ns
4
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
PARAMETER
UNIT
f
MHz
CLK
Q
C
15 pF
ns
OE
Q
C
15 pF
ns
OE
Q
C
15 pF
ns
CLK
Q
C
50 pF
ns
OE
Q
C
50 pF
ns
OE
Q
C
50 pF
ns
PARAMETER
UNIT
f
MHz
CLK
Q
C
15 pF
ns
OE
Q
C
15 pF
ns
OE
Q
C
15 pF
ns
CLK
Q
C
50 pF
ns
OE
Q
C
50 pF
ns
OE
Q
C
50 pF
ns
SN54AHC374, SN74AHC374
OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS
WITH 3-STATE OUTPUTS
SCLS240I – OCTOBER 1995 – REVISED JULY 2003
switching characteristics over recommended operating free-air temperature range,
V
= 3.3 V ±0.3 V (unless otherwise noted) (see Figure 1)
CC
FROMTOLOAD
(INPUT)(OUTPUT)CAPACITANCE
max
t
PLH
t
PHL
t
PZH
t
PZL
t
PHZ
t
PLZ
t
PLH
t
PHL
t
PZH
t
PZL
t
PHZ
t
PLZ
t
sk(o)
∗
On products compliant to MIL-PRF-38535, this parameter is not production tested.
∗∗
On products compliant to MIL-PRF-38535, this parameter does not apply.
CL = 15 pF80*130*70*70
CL = 50 pF55855050
p
=
L
p
=
L
p
=
L
p
=
L
p
=
L
p
=
L
CL = 50 pF1.5**1.5ns
TA = 25°CSN54AHC374 SN74AHC374
MINTYPMAXMINMAXMINMAX
8.1*12.7*1*15*115
8.1*12.7*1*15*115
7.1*11*1*13*113
7.1*11*1*13*113
7.5*10.5*1*12.5*112.5
7.5*10.5*1*12.5*112.5
10.616.2118.5118.5
10.616.2118.5118.5
9.614.5116.5116.5
9.614.5116.5116.5
10.214116116
10.214116116
switching characteristics over recommended operating free-air temperature range,
V
= 5 V ±0.5 V (unless otherwise noted) (see Figure 1)
CC
FROMTOLOAD
(INPUT)(OUTPUT)CAPACITANCE
max
t
PLH
t
PHL
t
PZH
t
PZL
t
PHZ
t
PLZ
t
PLH
t
PHL
t
PZH
t
PZL
t
PHZ
t
PLZ
t
sk(o)
∗
On products compliant to MIL-PRF-38535, this parameter is not production tested.
∗∗
On products compliant to MIL-PRF-38535, this parameter does not apply.
CL = 15 pF130*185*110*110
CL = 50 pF851207575
p
=
L
p
=
L
p
=
L
p
=
L
p
=
L
p
=
L
CL = 50 pF1**1ns
TA = 25°CSN54AHC374 SN74AHC374
MINTYPMAXMINMAXMINMAX
5.4*8.1*1*9.5*19.5
5.4*8.1*1*9.5*19.5
5.1*7.6*1*9*19
5.1*7.6*1*9*19
4.6*6.8*1*8*18
4.6*6.8*1*8*18
6.910.1111.5111.5
6.910.1111.5111.5
6.69.6111111
6.69.6111111
6.18.8110110
6.18.8110110
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
5
SN54AHC374, SN74AHC374
PARAMETER
UNIT
OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS
WITH 3-STATE OUTPUTS
SCLS240I – OCTOBER 1995 – REVISED JULY 2003
noise characteristics, V
V
OL(P)
V
OL(V)
V
OH(V)
V
IH(D)
V
IL(D)
NOTE 4: Characteristics are for surface-mount packages only.
Quiet output, maximum dynamic V
Quiet output, minimum dynamic V
Quiet output, minimum dynamic V
High-level dynamic input voltage3.5V
Low-level dynamic input voltage1.5V
operating characteristics, V
C
Power dissipation capacitanceNo load,f = 1 MHz32pF
pd
= 5 V, CL = 50 pF, TA = 25°C (see Note 4)
CC
OL
OL
OH
= 5 V, TA = 25°C
CC
PARAMETERTEST CONDITIONSTYPUNIT
SN74AHC374
MINTYPMAX
0.51V
–0.5–0.8V
4V
6
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
From Output
Under Test
(see Note A)
SN54AHC374, SN74AHC374
OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS
WITH 3-STATE OUTPUTS
SCLS240I – OCTOBER 1995 – REVISED JULY 2003
PARAMETER MEASUREMENT INFORMATION
V
Test
Point
C
L
From Output
Under Test
(see Note A)
C
L
RL = 1 kΩ
S1
CC
Open
GND
TESTS1
t
PLH/tPHL
t
PLZ/tPZL
t
PHZ/tPZH
Open Drain
Open
V
CC
GND
V
CC
LOAD CIRCUIT FOR
TOTEM-POLE OUTPUTS
Input
Input
t
PLH
In-Phase
Output
t
PHL
Out-of-Phase
Output
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS
t
w
50% V
CC
VOLTAGE WAVEFORMS
PULSE DURATION
50% V
CC
50% V
50% V
VOLTAGE WAVEFORMS
50% V
CC
CC
3-STATE AND OPEN-DRAIN OUTPUTS
50% V
LOAD CIRCUIT FOR
V
CC
CC
0 V
V
CC
CC
t
PHL
50% V
t
PLH
50% V
CC
CC
0 V
V
V
V
V
OH
OL
OH
OL
Timing Input
Data Input
Output
Control
Output
Waveform 1
S1 at V
(see Note B)
Output
Waveform 2
S1 at GND
(see Note B)
50% V
t
su
50% V
CC
VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES
50% V
CC
t
PZL
50% V
50% V
CC
CC
CC
t
PZH
VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING
CC
t
50% V
50% V
h
CC
CC
t
PLZ
VOL + 0.3 V
t
PHZ
VOH – 0.3 V
V
CC
0 V
V
CC
0 V
V
CC
0 V
≈V
V
OL
V
OH
≈0 V
CC
NOTES: A. CL includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 1 MHz, ZO = 50 Ω, tr ≤ 3 ns, tf ≤ 3 ns.
D. The outputs are measured one at a time with one input transition per measurement.
E. All parameters and waveforms are not applicable to all devices.
Figure 1. Load Circuit and Voltage Waveforms
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
7
PACKAGE OPTION ADDENDUM
www.ti.com
PACKAGING INFORMATION
Orderable DeviceStatus
5962-9686401Q2AACTIVELCCCFK201TBDPOST-PLATE N / A forPkg Type
5962-9686401QRAACTIVECDIPJ201TBDA42 SNPBN / A for Pkg Type
5962-9686401QSAACTIVECFPW201TBDA42N / A for Pkg Type
SN74AHC374DBLEOBSOLETESSOPDB20TBDCall TICall TI
SN74AHC374DBRACTIVESSOPDB202000 Green(RoHS &
SN74AHC374DBRE4ACTIVESSOPDB202000 Green (RoHS &
SN74AHC374DBRG4ACTIVESSOPDB202000 Green (RoHS &
SN74AHC374DGVRACTIVETVSOPDGV202000 Green (RoHS &
SN74AHC374DGVRE4ACTIVETVSOPDGV202000 Green(RoHS &
SN74AHC374DGVRG4ACTIVETVSOPDGV202000 Green (RoHS &
SN74AHC374DWACTIVESOICDW2025Green (RoHS &
SN74AHC374DWE4ACTIVESOICDW2025Green (RoHS &
SN74AHC374DWG4ACTIVESOICDW2025Green (RoHS &
SN74AHC374DWRACTIVESOICDW202000 Green (RoHS &
SN74AHC374DWRE4ACTIVESOICDW202000 Green (RoHS&
SN74AHC374DWRG4ACTIVESOICDW202000 Green (RoHS &
SN74AHC374NACTIVEPDIPN2020Pb-Free
SN74AHC374NE4ACTIVEPDIPN2020Pb-Free
SN74AHC374NSRACTIVESONS202000 Green(RoHS &
SN74AHC374NSRE4ACTIVESONS202000 Green (RoHS &
SN74AHC374NSRG4ACTIVESONS202000 Green (RoHS &
SN74AHC374PWACTIVETSSOPPW2070Green (RoHS &
SN74AHC374PWE4ACTIVETSSOPPW2070Green (RoHS &
SN74AHC374PWG4ACTIVETSSOPPW2070Green (RoHS &
SN74AHC374PWLEOBSOLETETSSOPPW20TBDCall TICall TI
SN74AHC374PWRACTIVETSSOPPW202000 Green (RoHS&
SN74AHC374PWRE4ACTIVETSSOPPW202000 Green (RoHS &
(1)
Package
Type
Package
Drawing
Pins Package
Qty
Eco Plan
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
(RoHS)
(RoHS)
(2)
Lead/Ball Finish MSL Peak Temp
CU NIPDAULevel-1-260C-UNLIM
CU NIPDAULevel-1-260C-UNLIM
CU NIPDAULevel-1-260C-UNLIM
CU NIPDAULevel-1-260C-UNLIM
CU NIPDAULevel-1-260C-UNLIM
CU NIPDAULevel-1-260C-UNLIM
CU NIPDAULevel-1-260C-UNLIM
CU NIPDAULevel-1-260C-UNLIM
CU NIPDAULevel-1-260C-UNLIM
CU NIPDAULevel-1-260C-UNLIM
CU NIPDAULevel-1-260C-UNLIM
CU NIPDAULevel-1-260C-UNLIM
CU NIPDAUN / A for Pkg Type
CU NIPDAUN / A for Pkg Type
CU NIPDAULevel-1-260C-UNLIM
CU NIPDAULevel-1-260C-UNLIM
CU NIPDAULevel-1-260C-UNLIM
CU NIPDAULevel-1-260C-UNLIM
CU NIPDAULevel-1-260C-UNLIM
CU NIPDAULevel-1-260C-UNLIM
CU NIPDAULevel-1-260C-UNLIM
CU NIPDAULevel-1-260C-UNLIM
9-Oct-2007
(3)
Addendum-Page 1
PACKAGE OPTION ADDENDUM
www.ti.com
Orderable DeviceStatus
(1)
Package
Type
Package
Drawing
Pins Package
Qty
Eco Plan
(2)
SN74AHC374PWRG4ACTIVETSSOPPW202000 Green (RoHS &
Lead/Ball Finish MSL Peak Temp
CU NIPDAULevel-1-260C-UNLIM
9-Oct-2007
(3)
no Sb/Br)
SNJ54AHC374FKACTIVELCCCFK201TBDPOST-PLATE N / A for Pkg Type
SNJ54AHC374JACTIVECDIPJ201TBDA42 SNPBN / A for Pkg Type
SNJ54AHC374WACTIVECFPW201TBDA42N / A for Pkg Type
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in
a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check
http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements
for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered
at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and
package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS
compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame
retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)
(3)
MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder
temperature.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is
provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the
accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take
reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on
incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited
information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI
to Customer on an annual basis.
NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
D. Falls within JEDEC MO-150
14
6,50
6,50
5,905,90
2016
7,50
6,90
24
8,50
28
10,50
9,907,90
30
10,50
9,90
38
12,90
12,30
4040065 /E 12/01
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
MECHANICAL DATA
MTSS001C – JANUARY 1995 – REVISED FEBRUARY 1999
PW (R-PDSO-G**) PLASTIC SMALL-OUTLINE PACKAGE
14 PINS SHOWN
0,65
1,20 MAX
14
0,30
0,19
8
4,50
4,30
PINS **
7
Seating Plane
0,15
0,05
8
1
A
DIM
14
0,10
6,60
6,20
M
0,10
0,15 NOM
0°–8°
2016
Gage Plane
24
0,25
0,75
0,50
28
A MAX
A MIN
NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
D. Falls within JEDEC MO-153
3,10
2,90
5,10
4,90
5,10
4,90
6,60
6,40
7,90
7,70
9,80
9,60
4040064/F 01/97
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
MECHANICAL DATA
MLCC006B – OCTOBER 1996
FK (S-CQCC-N**) LEADLESS CERAMIC CHIP CARRIER
28 TERMINAL SHOWN
A SQ
B SQ
19
20
21
22
23
24
25
1282627
12
131415161817
0.020 (0,51)
0.010 (0,25)
MIN
0.342
(8,69)
0.442
0.640
0.739
0.938
1.141
A
0.358
(9,09)
0.458
(11,63)
0.660
(16,76)
0.761
(19,32)(18,78)
0.962
(24,43)
1.165
(29,59)
NO. OF
TERMINALS
**
11
10
9
8
7
6
5
432
20
28
44
52
68
84
0.020 (0,51)
0.010 (0,25)
(11,23)
(16,26)
(23,83)
(28,99)
MINMAX
0.307
(7,80)
0.406
(10,31)
0.495
(12,58)
0.495
(12,58)
0.850
(21,6)
1.047
(26,6)
0.080 (2,03)
0.064 (1,63)
B
MAX
0.358
(9,09)
0.458
(11,63)
0.560
(14,22)
0.560
(14,22)
0.858
(21,8)
1.063
(27,0)
0.055 (1,40)
0.045 (1,14)
0.028 (0,71)
0.022 (0,54)
0.050 (1,27)
NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. This package can be hermetically sealed with a metal lid.
D. The terminals are gold plated.
E. Falls within JEDEC MS-004
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
0.045 (1,14)
0.035 (0,89)
0.045 (1,14)
0.035 (0,89)
4040140/D 10/96
MECHANICAL DATA
MPDS006C – FEBRUARY 1996 – REVISED AUGUST 2000
DGV (R-PDSO-G**) PLASTIC SMALL-OUTLINE
24 PINS SHOWN
0,40
24
112
A
0,23
0,13
13
0,07
4,50
4,30
M
6,60
6,20
0,16 NOM
Gage Plane
0,25
0°–8°
0,75
0,50
1,20 MAX
PINS **
DIM
A MAX
A MIN
NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
D. Falls within JEDEC: 24/48 Pins – MO-153