Datasheet PCI1250A Datasheet (TEXAS INSTRUMENTS)

Download

查询PCI1250A供应商

Peripheral Component Interconnect (PCI) Power Management Compliant

ACPI 1.0 Compliant

Packaged in 256-Pin BGA

PCI Local Bus Specification Revision 2.1 Compliant

1995 PC Card Standard Compliant

3.3-V Core Logic With Universal PCI Interfaces Compatible With 3.3-V and 5-V PCI Signaling Environments

Mix-and-Match 5-V/3.3-V PC Card16 Cards and 3.3-V CardBus Cards

Supports Two PC Card or CardBus Slots With Hot Insertion and Removal

Uses Serial Interface to TI TPS2206 Dual Power Switch

Supports Burst Transfers to Maximize Data Throughput on Both PCI Buses

Supports Serialized Interrupt request (IRQ) With PCI Interrupts

8-Way Legacy IRQ Multiplexing

System Interrupts Can Be Programmed as PCI Style or Industry Standard Archeticture (ISA-IRQ) Style

ISA-IRQ Interrupts Can Be Serialized Onto a Single IRQ Serial (IRQSER) Pin

EEPROM Interface for Loading Subsystem ID and Subsystem Vendor ID

Pipelined Architecture Allows Greater Than 130M-Bytes-Per-Second Throughput From CardBus to PCI and From PCI to CardBus

PC CARD CONTROLLER

XCPS014 – DECEMBER 1997

Supports Zoom Video With Internal Buffering

Programmable Output Select for CLKRUN

Four General Purpose I/Os

Multifunction PCI Device With Separate Configuration Space for Each Socket

Five PCI Memory Windows and Two I/O Windows Available for Each PC Card16 Socket

Two I/O Windows and Two Memory Windows Available to Each CardBus Socket

Exchangeable Card Architecture (ExCA) Compatible Registers Are Mappable in Memory and I/O Space

Supports Distributed DMA (DDMA) and PC/PCI DMA

Intel 82365SL-DF Register Compatible

Supports 16-Bit DMA on Both PC Card Sockets

Supports Ring Indicate, SUSPEND, PCI CLKRUN

Advanced Submicron, Low-Power CMOS T echnology

Provides VGA/Palette Memory and I/O and Subtractive Decoding Options

LED Activity Pins

Supports PCI Bus Lock (LOCK)

For the Complete Data Sheet for PCI1250A, Please See Literature #SCPS014B

, and CardBus CCLKRUN

PCI1250A

Table of Contents

Description 2. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

System Block Diagram 3. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Terminal Assignments 4. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Terminal Functions 5. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Absolute Maximum Ratings 16. . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Recommended Operating Conditions 17. . . . . . . . . . . . . . . . . . . .

Electrical Characteristics 18. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Intel is a trademark of Intel Corporation. PC Card is a trademark of Personal Computer Memory Card International Association (PCMCIA). TI is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

PCI Clock/Reset Timing Requirements 19. . . . . . . . . . . . . . . . . . . . . .

PCI Timing Requirements 19. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Parameter Measurement Information 20. . . . . . . . . . . . . . . . . . . . . . . .

PCI Bus Parameter Measurement Information 21. . . . . . . . . . . . . . . .

PC Card Cycle Timing 22. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Mechanical Data 26. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

PCI1250A PC CARD CONTROLLER

XCPS014 – DECEMBER 1997

description

The TI PCI1250A is a high-performance PC Card controller with a 32-bit PCI interface. The device supports two independent PC Card sockets compliant with the 1995 PC Card Standard. The PCI1250A provides a rich feature set that makes it the best choice for bridging between PCI and PC Cards in both notebook and desktop computers. The 1995 PC Card Standard retains the 16-bit PC Card specification defined in PCMCIA Release 2.1, and defines the new 32-bit PC Card, CardBus, capable of full 32-bit data transfers at 33 MHz. The PCI1250A supports any combination of 16-bit and CardBus PC Cards in the two sockets, powered at 5 V or

3.3 V, as required. The PCI1250A is compliant with the latest PCI Bus Power Management Specification. It is also compliant with

the PCI Local Bus Specification 2.1, and its PCI interface can act as either a PCI master device or a PCI slave device. The PCI bus mastering is initiated during 16-bit PC Card direct memory access (DMA) transfers or CardBus PC Card bridging transactions.

Multiple system-interrupt signaling options are provided and they include:

Parallel PCI interrupts

Parallel ISA interrupts

Serialized ISA interrupts

Serialized ISA and PCI interrupts

Additionally, general-purpose inputs and outputs are provided for the board designer to implement sideband functions.

All card signals are internally buffered to allow hot insertion and removal without external buffering. The PCI1250A is register compatible with the Intel 82365SL-DF ExCA controller . The PCI1250A internal data path logic allows the host to access 8-, 16-, and 32-bit cards using full 32-bit PCI cycles for maximum performance. Independent buffering and a pipeline architecture provide an unsurpassed performance level with sustained bursting. The PCI1250A can also be programmed to accept fast posted writes to improve system-bus utilization.

The PCI1250A provides an internally buffered zoom video (ZV) path. This reduces the design effort of PC board manufacturers to add a ZV-compatible solution and guarantees compliance with the CardBus loading specifications. Many other features are designed into the PCI1250A, such as socket activity light-emitting diode (LED) outputs, and are discussed in detail throughout the design specification.

An advanced complementary metal-oxide semiconductor (CMOS) process is used to achieve low system-power consumption while operating at PCI clock rates up to 33 MHz. Several low-power modes enable the host power management system to further reduce power consumption.

Unused PCI1250A inputs must be pulled up using a 43 kW resistor.

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

PC CARD CONTROLLER

XCPS014 – DECEMBER 1997

system block diagram

A simplified system block diagram using the PCI1250A is provided below. The zoomed video (ZV) capability can be used to route the ZV data directly to the VGA controller.

The PCI interface includes all address/data and control signals for PCI protocol. The 68-pin PC Card interface includes all address/data and control signals for CardBus and 16-bit (R2) protocols. When zoomed video (ZV) is enabled (in 16-bit PC Card mode) 23 of the 68 signals are redefined to support the ZV protocol.

The interrupt interface includes terminals for parallel PCI, parallel ISA, and serialized PCI and ISA signaling. The ring indicate terminal is included in the interrupt interface because its function is to perform system wake up on incoming PC Card modem rings. Other miscellaneous system interface terminals are available on the PCI1250A that include:

Programmable general purpose multifunction terminals

SUSPEND, RI_OUT/PME (power management control signal)

SPKROUT.

PCI Bus

Activity LED’s

PCI1250A

CLKRUN

TPS2206

Power

Switch

PC Card

Socket A

PC Card

Socket B

NOTE: The PC Card interface is 68 pins for CardBus and 16-bit PC Cards. In zoomed-video

mode 23 pins are used for routing the zoomed video signals too the VGA controller.

23 for ZV

(See Note)

23 for ZV

PCI1250A

Enable

IRQSER

†

DMA PME

Zoom Video

South Bridge

19 Video

4 Audio

†

Interrupt Routing Options:

1) Serialized, including PCI and ISA

2) Serialized ISA and parallel PCI

3) Parallel PCI and parallel ISA

4) Parallel PCI interrupts only

Embedded

Controller

VGA

Controller

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

PCI1250A PC CARD CONTROLLER

XCPS014 – DECEMBER 1997

terminal groups and locations

20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1

GFN PACKAGE

(BOTTOM VIEW)

CCCCCCCCCCCC CCCCCCCCCCCC CCCCCCCCCCCC CCC

CCCC CCC CCCC

CCC PPPP PPPP

PPP PPPP PPP PPPP PPP PPPP

PPP P

CCCCC

CC CC C

ZZZZZ ZZZZZZ

ZZZZZZZ

ZZZ

ZZZZ

ZZZ CCC

CCC

CCCC

CCC CCCC CCCC

CCC CCCC

CCCC

A B C D

E F G

H J K

L M N P R T

U PPPPPPP PPPPPPP PPPPPPP

GND

Power Switch Interrupt and Miscellaneous PCI Signals

CCCCCCCC CCCCCCCC

CCC

CardBus Signals

P Z

Zoom Video Signals

CCCC

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

FUNCTION

PCI1250A

PC CARD CONTROLLER

XCPS014 – DECEMBER 1997

Terminal Functions

The terminals are grouped in tables by functionality, such as PCI system function, power-supply function, etc. The terminal numbers are also listed for convenient reference.

power supply

TERMINAL

NAME NO.

A1, D4, D8, D13, D17, H4,

GND

CCA

CCB

CCI

CCP

CCZ

H17, N4, N17, U4, U8, U13,

U17

D6, D11, D15, F4, F17, K4,

L17, R4, R17, U6, U10, U15

K2, R3, W5 Rail power input for PC Card A interface. Indicates Card A signaling environment.

B16, C10, F18, Rail power input for PC Card B interface. Indicates Card B signaling environment.

V10

K20, P18, V15, W20 Rail power input for PCI signaling (3.3 V or 5 V)

A4, D1 Rail power input for zoom video interface (3.3 V or 5 V)

Device ground terminals

Power supply terminal for core logic (3.3 V)

Rail power input for interrupt subsystem interface and miscellaneous I/O. Indicates signaling level of the following inputs and shared outputs: IRQSER, PCGNT GPIO1:0, IRQMUX7–IRQMUX0, INTA

, INTB, CLOCK, DATA, LATCH, and RI_OUT.

, PCREQ, SUSPEND, SPKROUT,

PCI system

TERMINAL

NAME NO.

CLKRUN

PCLK J17 I

PRST

J18 I/O

J19 I

I/O

TYPE

PC Card power switch

TERMINAL

NAME NO.

CLOCK U12 I/O

DATA V12 O

LATCH W12 O

I/O

TYPE

PCI clock run. CLKRUN is used by the central resource to request permission to stop the PCI clock or to slow it down, and the PCI1250A responds accordingly.

PCI bus clock. PCLK provides timing for all transactions on the PCI bus. All PCI signals are sampled at the rising edge of PCLK.

PCI reset. When the PCI bus reset is asserted, PRST causes the PCI1250A to place all output buffers in a high-impedance state and reset all internal registers. When PRST nonfunctional. After PRST enabled, the device is protected from the PRST a high-impedance state, but the contents of the registers are preserved.

3-line power switch clock. Information on the DATA line is sampled at the rising edge of CLOCK. CLOCK defaults to an input, but can be changed to a PCI1250A output by using the P2CCLK bit in the system control register. The TPS2206 defines the maximum frequency of this signal to be 2 MHz. If a system design defines this terminal as an output, CLOCK requires an external pullup resistor. The frequency of the PCI1250A output CLOCK is derived by dividing the PCI CLK by 36.

3-line power switch data. DAT A is used to serially communicate socket power-control information to the power switch.

3-line power switch latch. LA TCH is asserted by the PCI1250A to indicate to the PC Card power switch that the data on the DATA line is valid.

is deasserted, the PCI1250A is in its default state. When the SUSPEND mode is

, and the internal registers are cleared. All outputs are placed in

is asserted, the device is completely

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

PCI1250A

FUNCTION

PC CARD CONTROLLER

XCPS014 – DECEMBER 1997

PCI address and data

TERMINAL

NAME NO.

AD31 AD30 AD29 AD28 AD27 AD26 AD25 AD24 AD23 AD22 AD21 AD20 AD19 AD18 AD17 AD16 AD15 AD14 AD13 AD12 AD11 AD10

AD9 AD8 AD7 AD6 AD5 AD4 AD3 AD2 AD1 AD0

C/BE3 C/BE2 C/BE1 C/BE0

PAR Y20 I/O

K18 K19 L20 L18

L19 M20 M19 M18 N19 N18

P20

P19 R20 R19

P17 R18

V18

Y19 W18

V17 U16

Y18 W17

V16 W16 U14

Y16 W15

V14

Y15 W14

Y14 M17

T20 W19

Y17

I/O

TYPE

I/O

PCI address/data bus. These signals make up the multiplexed PCI address and data bus on the primary interface. During the address phase of a primary bus PCI cycle, AD31–AD0 contain a 32-bit address or other destination information. During the data phase, AD31–AD0 contain data.

PCI bus commands and byte enables. These signals are multiplexed on the same PCI terminals. During the address phase of a primary bus PCI cycle, C/BE3 4-bit bus is used as byte enables. The byte enables determine which byte paths of the full 32-bit data bus carry meaningful data. C/BE0 byte 2 (AD23–AD16), and C/BE3

PCI bus parity. In all PCI bus read and write cycles, the PCI1250A calculates even parity across the AD31–AD0 and C/BE3 one-PCLK delay . As a target during PCI cycles, the calculated parity is compared to the initiator’s parity indicator. A compare error results in the assertion of a parity error (PERR

–C/BE0 buses. As an initiator during PCI cycles, the PCI1250A outputs this parity indicator with a

Terminal Functions (Continued)

–C/BE0 define the bus command. During the data phase, this

applies to byte 0 (AD7–AD0), C/BE1 applies to byte 1 (AD15–AD8), C/BE2 applies to

applies to byte 3 (AD31–AD24).

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

FUNCTION

PCI interface control

TERMINAL

NAME NO.

DEVSEL

FRAME

GNT

GPIO2/LOCK

IDSEL N20 I

IRDY

PERR

REQ

SERR

STOP

TRDY

V20 I/O

T19 I/O

J20 I

V19 I/O

T18 I/O

U18 I/O K17 O PCI bus request. REQ is asserted by the PCI1250A to request access to the PCI bus as an initiator.

U19 O

T17 I/O

U20 I/O

I/O

TYPE

PCI1250A

PC CARD CONTROLLER

XCPS014 – DECEMBER 1997

Terminal Functions (Continued)

PCI device select. The PCI1250A asserts DEVSEL to claim a PCI cycle as the target device. As a PCI initiator on the bus, the PCI1250A monitors DEVSEL timeout occurs, the PCI1250A terminates the cycle with an initiator abort.

PCI cycle frame. FRAME is driven by the initiator of a bus cycle. FRAME is asserted to indicate that a bus transaction is beginning, and data transfers continue while this signal is asserted. When FRAME deasserted, the PCI bus transaction is in the final data phase.

PCI bus grant. GNT is driven by the PCI bus arbiter to grant the PCI1250A access to the PCI bus after the current data transaction has completed. GNT PCI bus parking algorithm.

PCI bus general-purpose I/O pins or PCI bus lock. GPIO2/LOCK can be configured as PCI LOCK and used to gain exclusive access downstream. Since this functionality is not typically used, a general-purpose I/O may be accessed through this terminal. GPIO2/LOCK configured through the GPIO2 control register.

Initialization device select. IDSEL selects the PCI1250A during configuration space accesses. IDSEL can be connected to one of the upper 24 PCI address lines on the PCI bus.

PCI initiator ready. IRDY indicates the PCI bus initiator’s ability to complete the current data phase of the transaction. A data phase is completed on a rising edge of PCLK where both IRDY Until IRDY

PCI parity error indicator. PERR is driven by a PCI device to indicate that calculated parity does not match PAR when PERR is enabled through bit 6 of the command register.

PCI system error. SERR is an output that is pulsed from the PCI1250A when enabled through the command register, indicating a system error has occurred. The PCI1250A need not be the target of the PCI cycle to assert this signal. When SERR that an address parity error has occurred on a CardBus interface.

PCI cycle stop signal. STOP is driven by a PCI target to request the initiator to stop the current PCI bus transaction. STOP support burst data transfers.

PCI target ready. TRDY indicates the primary bus target’s ability to complete the current data phase of the transaction. A data phase is completed on a rising edge of PCLK when both IRDY Until both IRDY

and TRDY are both sampled asserted, wait states are inserted.

is enabled in the bridge control register, this signal also pulses, indicating

is used for target disconnects and is commonly asserted by target devices that do not

and TRDY are asserted, wait states are inserted.

until a target responds. If no target responds before

may or may not follow a PCI bus request, depending on the

defaults to a general-purpose input and can be

and TRDY are asserted.

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

PCI1250A

FUNCTION

PC CARD CONTROLLER

XCPS014 – DECEMBER 1997

system interrupt

TERMINAL

NAME NO.

GPIO3/INTA

IRQSER/INTB W13 I/O

IRQMUX7 IRQMUX6 IRQMUX5 IRQMUX4 IRQMUX3 IRQMUX2 IRQMUX1 IRQMUX0

RI_OUT/PME Y13 O

V13 I/O

Y12 U11

W10

V9 U9 Y8

I/O

TYPE

Parallel PCI interrupt. GPIO3/INT A can be connected to an available PCI interrupt if parallel PCI interrupts are used, and the PCI1250A outputs PCI INTA through this terminal. GPIO3/INTA general-purpose input.

Serial interrupt signal/parallel PCI interrupt. When IRQSER/INTB is configured as IRQSER, it provides the IRQSER-style serial interrupting scheme. Serialized PCI interrupts can also be sent in the IRQSER stream. IRQSER/INTB because this is the default interrupt signaling method.

Interrupt request/secondary functions multiplexed. The primary function of these terminals is to provide the ISA-type IRQ signaling supported by the PCI1250A. These interrupt multiplexer outputs can be mapped to any of 15 IRQs. The device control register must be programmed for the ISA IRQ interrupt mode and the IRQMUX routing register must have the IRQ routing programmed before these terminals are enabled.

All of these terminals have secondary functions, such as PC/PCI DMA request/grant, ring indicate output, and zoom video status, that can be selected with the appropriate programming of this register. When the secondary functions are enabled, the respective terminals are not available for IRQ routing.

See the IRQMUX routing register for programming options. Ring indicate output/power management event. RI_OUT allows the RI input from a PC Card to pass through

to the system. This pin can be configured as the PME pin is RI_OUT register. This pin is PME

IRQMUX4 or IRQMUX3 can be used to route the RI_OUT and a ring indicate signal is still required.

Terminal Functions (Continued)

defaults to a

can be configured as the parallel PCI INTB interrupt. IRQSER/INTB defaults to IRQSER

pin by setting bit 0 in the system control register. This

when RIENB is enabled in the card control register and ExCA interrupt and general control

when RIENB is disabled and bit 1 of the system control register is 1.

signal when the PME signal is routed on pin Y13

PC/PCI DMA

TERMINAL

NAME NO.

PCGNT/

IRQMUX6

PCREQ/

IRQMUX7

U11 I/O

Y12 O

I/O

TYPE

PC/PCI DMA grant. PCGNT is used to grant the DMA channel to a requester in a system supporting the PC/PCI DMA scheme.

Interrupt request MUX 6. When configured for IRQMUX6, this terminal provides the IRQMUX6 interrupt output of the interrupt multiplexer, and can be mapped to any of 15 ISA-type IRQs. IRQMUX6 takes precedence over PCGNT

, and should not be enabled in a system using PC/PCI DMA. This terminal is also used for the serial EEPROM interface. PC/PCI DMA request. PCREQ is used to request DMA transfers as DREQ in a system supporting the PC/PCI

DMA scheme. Interrupt request MUX 7. When configured for IRQMUX7, this terminal provides the IRQMUX7 interrupt output

of the interrupt multiplexer, and can be mapped to any of 15 ISA-type IRQs. IRQMUX7 takes precedence over PCREQ

, and should not be enabled in a system using PC/PCI DMA.

This terminal is also used for the serial EEPROM interface.

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

INTERFACE

FUNCTION

zoom video

PCI1250A

PC CARD CONTROLLER

XCPS014 – DECEMBER 1997

Terminal Functions (Continued)

TERMINAL

NAME NO.

ZV_HREF

ZV_VSYNC

ZV_Y7 ZV_Y6 ZV_Y5 ZV_Y4 ZV_Y3 ZV_Y2 ZV_Y1 ZV_Y0

ZV_UV7 ZV_UV6 ZV_UV5 ZV_UV4 ZV_UV3 ZV_UV2 ZV_UV1 ZV_UV0

ZV_SCLK C2 A7 O Audio SCLK PCM

ZV_MCLK D3 A6 O Audio MCLK PCM

ZV_PCLK E1 IOIS16 O Pixel clock to the zoom video port ZV_LRCLK E3 INPACK O Audio LRCLK PCM ZV_SDATA E2 SPKR O Audio SDATA PCM

ZV_RSVD F1, F2, F3, G4 O Reserved. No connection.

ZV_RSV1

ZV_RSV0

A6 A10 O C7 A11 O A3

B4 C5 B5 C6 D7 A5 B6

D2 C3 B1 B2 A2 C4 B3 D5

C1 E4

I/O AND MEMORY

SIGNAL

A20 A14 A19 A13 A18

A17

A25 A12 A24 A15 A23 A16 A22 A21

A5 A4

I/O

TYPE

Horizontal sync to the zoom video port Vertical sync to the zoom video port

O Video data to the zoom video port in YV:4:2:2 format

Reserved. No connection in the PC Card. ZV_RSVD1 and ZV_RSVD0 are

put into the high-impedance state by host adapter.

miscellaneous

TERMINAL

NAME NO.

GPIO0/LEDA1 V11 I/O

GPIO1/LEDA2 W11 I/O

SPKROUT

SUSPEND

Y10 O

Y11 I

I/O

TYPE

GPIO0/socket activity LED indicator 1. When GPIO0/LEDA1 is configured as LEDA1, it provides an output indicating PC Card socket 0 activity. Otherwise, GPIO0/LEDA1 can be configured as a general-purpose input and output, GPIO0. The zoom video enable signal (ZV_STAT) can also be routed to this signal through the GPIO0 control register. GPIO0/LEDA1 defaults to a general-purpose input.

GPIO1/socket activity LED indicator 2. When GPIO1/LEDA2 is configured as LEDA2, it provides an output indicating PC Card socket 1 activity. Otherwise, GPIO1/LEDA2 can be configured as a general-purpose input and output, GPIO1. A CSC interrupt can be generated on a GPDATA change, and this input can be used for power switch overcurrent (OC) sensing. See GPIO1/LEDA2 defaults to a general-purpose input.

Speaker output. SPKROUT is the output to the host system that can carry SPKR or CAUDIO through the PCI1250A from the PC Card interface. SPKROUT is driven as the exclusive-OR combination of card SPKR

//CAUDIO inputs.

Suspend. SUSPEND is used to protect the internal registers from clearing when PRST is asserted. See

SUSPEND mode

for details.

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

GPIO1 control register

for programming details.

PCI1250A

FUNCTION

PC CARD CONTROLLER

XCPS014 – DECEMBER 1997

Terminal Functions (Continued)

16-bit PC Card address and data (slots A and B)

TERMINAL

NO.

NAME

D15 D14 D13 D12

D10

†

Terminal name for slot A is preceded with A_. For example, the full name for terminal T4 is A_A25.

‡

Terminal name for slot B is preceded with B_. For example, the full name for terminal C14 is B_A25.

A25 A24 A23 A22 A21 A20 A19 A18 A17 A16 A15 A14 A13 A12 A11 A10

A9 A8 A7 A6 A5 A4 A3 A2 A1 A0

D11

D9 D8 D7 D6 D5 D4 D3 D2 D1 D0

SLOT

†

T4 U2 U1 P4 R2 R1 P1 N2

T1 T2 P2 N3 T3

N1 V1 V2

V3 W2 W3 W4

J4 H2 G1

Y7 V7

J3 H1 H3 G2 V8

SLOT

C14 B15 C15 C16 A18 C17 B18 A20 C18 A17 A16 B17 A19 D14 D18 E18 B20 B19 A15 A14 B13 A13 C12 A12 B11 C11

E19 E20 G18 G19 H18

B7 C8

A8 G17 F19 F20 G20 H19

I/O

TYPE

‡

O PC Card address. 16-bit PC Card address lines. A25 is the most-significant bit.

I/O PC Card data. 16-bit PC Card data lines. D15 is the most-significant bit.

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

FUNCTION

Terminal Functions (Continued)

16-bit PC Card interface control (slots A and B)

TERMINAL

I/O

TYPE

‡

Battery voltage detect 1. BVD1 is generated by 16-bit memory PC Cards that include batteries. BVD1 is used with BVD2 as an indication of the condition of the batteries on a memory PC Card. Both BVD1 and BVD2 are kept high when the battery is good. When BVD2 is low and BVD1 is high, the battery is weak and should be replaced. When BVD1 is low, the battery is no longer serviceable and the data in the memory PC Card is lost.

Status change. STSCHG battery voltage dead condition of a 16-bit I/O PC Card.

Ring indicate. RI Battery voltage detect 2. BVD2 is generated by 16-bit memory PC Cards that include batteries.

BVD2 is used with BVD1 as an indication of the condition of the batteries on a memory PC Card. Both BVD1 and BVD2 are high when the battery is good. When BVD2 is low and BVD1 is high, the battery is weak and should be replaced. When BVD1 is low, the battery is no longer serviceable and the data in the memory PC Card is lost.

Speaker. SPKR been configured for the 16-bit I/O interface. The audio signals from cards A and B are combined by the PCI1250A and are output on SPKROUT.

DMA request. BVD2 can be used as the DMA request signal during DMA operations to a 16-bit PC Card that supports DMA. The PC Card asserts BVD2 to indicate a request for a DMA operation.

PC Card detect 1 and PC Card detect 2. CD1 and CD2 are internally connected to ground on the

PC Card. When a PC Card is inserted into a socket, CD1 Card enable 1 and card enable 2. CE1 and CE2 enable even- and odd-numbered address bytes.

CE1

enables even-numbered address bytes, and CE2 enables odd-numbered address bytes.

Input acknowledge. INP ACK is asserted by the PC Card when it can respond to an I/O read cycle at the current address.

DMA request. INPACK can be used as the DMA request signal during DMA operations from a 16-bit PC Card that supports DMA. If used as a strobe, the PC Card asserts this signal to indicate a request for a DMA operation.

I/O read. IORD is asserted by the PCI1250A to enable 16-bit I/O PC Card data output during host I/O read cycles.

DMA write. IORD is used as the DMA write strobe during DMA operations from a 16-bit PC Card that supports DMA. The PCI1250A asserts IORD memory.

I/O write. IOWR is driven low by the PCI1250A to strobe write data into 16-bit I/O PC Cards during host I/O write cycles.

DMA read. IOWR that supports DMA. The PCI1250A asserts IOWR Card.

Output enable. OE is driven low by the PCI1250A to enable 16-bit memory PC Card data output during host memory read cycles.

DMA terminal count. OE that supports DMA. The PCI1250A asserts OE

is used by 16-bit modem cards to indicate a ring detection.

is an optional binary audio signal available only when the card and socket have

is used to alert the system to a change in the READY, write protect, or

during DMA transfers from the PC Card to host

is used as the DMA write strobe during DMA operations from a 16-bit PC Card

during transfers from host memory to the PC

is used as terminal count (TC) during DMA operations to a 16-bit PC Card

to indicate TC for a DMA write operation.

NO.

NAME

BVD1

(STSCHG

BVD2

(SPKR

CD1 CD2

CE1 CE2

INPACK Y1 D12 I

IORD

IOWR

OE L3 C20 O

†

Terminal name for slot A is preceded with A_. For example, the full name for terminal Y1 is A_INPACK.

‡

Terminal name for slot B is preceded with B_. For example, the full name for terminal D12 is B_INPACK

SLOT

V6 A9 I

/RI)

Y5 D10 I

)

G3W6H20

K1L2D20

L4 E17 O

M2 C19 O

SLOT

†

D19

PCI1250A

PC CARD CONTROLLER

XCPS014 – DECEMBER 1997

and CD2 are pulled low.

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

PCI1250A

FUNCTION

PC CARD CONTROLLER

XCPS014 – DECEMBER 1997

Terminal Functions (Continued)

16-bit PC Card interface control (slots A and B) (continued)

TERMINAL

NUMBER

NAME

READY

(IREQ

REG

RESET W1 C13 O PC Card reset. RESET forces a hard reset to a 16-bit PC Card.

WAIT

WE P3 D16 O

(IOIS16

VS1 VS2

†

Terminal name for slot A is preceded with A_. For example, the full name for terminal P3 is A_WE.

‡

Terminal name for slot B is preceded with B_. For example, the full name for terminal D16 is B_WE

SLOT

Y4 A10 I

)

Y2 B12 O

V5 B10 I

U7 B9 I

)

Y3U3A11

SLOT

†

B14

I/O

TYPE

‡

Ready. The ready function is provided by READY when the 16-bit PC Card and the host socket are configured for the memory-only interface. READY is driven low by the 16-bit memory PC Cards to indicate that the memory card circuits are busy processing a previous write command. READY is driven high when the 16-bit memory PC Card is ready to accept a new data transfer command.

Interrupt request. IREQ the 16-bit I /O PC Card requires service by the host software. IREQ interrupt is requested.

Attribute memory select. REG remains high for all common memory accesses. When REG is asserted, access is limited to attribute memory (OE

active). Attribute memory is a separately accessed section of card memory and is generally

IOWR used to record card capacity and other configuration and attribute information.

DMA acknowledge. REG is used as a DMA acknowledge (DACK) during DMA operations to a 16-bit PC Card that supports DMA. The PCI1250A asserts REG is used in conjunction with the DMA read (IOWR) or DMA write (IORD) strobes to transfer data.

Bus cycle wait. WAIT is driven by a 16-bit PC Card to delay the completion of (i.e., extend) the memory or I/O cycle in progress.

Write enable. WE is used to strobe memory write data into 16-bit memory PC Cards. WE is also used for memory PC Cards that employ programmable memory technologies.

DMA terminal count. WE DMA. The PC1250 asserts WE

Write protect. WP applies to 16-bit memory PC Cards. WP reflects the status of the write-protect switch on 16-bit memory PC Cards. For 16-bit I/O cards, WP is used for the 16-bit port (IOIS16 function.

I/O is 16 bits. IOIS16 the address on the bus corresponds to an address to which the 16-bit PC Card responds, and the I/O port that is addressed is capable of 16-bit accesses.

DMA request. WP can be used as the DMA request signal during DMA operations to a 16-bit PC Card that supports DMA. If used, the PC Card asserts WP to indicate a request for a DMA operation.

Voltage sense 1 and voltage sense 2. VS1 and VS2, when used in conjunction with each other,

I/O

determine the operating voltage of the 16-bit PC Card.

is asserted by a 16-bit I/O PC Card to indicate to the host that a device on

or WE active) and to the I/O space (IORD or

is used as TC during DMA operations to a 16-bit PC Card that supports

to indicate TC for a DMA read operation.

applies to 16-bit I/O PC Cards. IOIS16 is asserted by the 16-bit PC Card when

is high (deasserted) when no

to indicate a DMA operation. REG

)

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

FUNCTION

Terminal Functions (Continued)

CardBus PC Card interface system (slots A and B)

TERMINAL

NO.

NAME

CCLK T1 A17 O

CCLKRUN

CRST

†

Terminal name for slot A is preceded with A_. For example, the full name for terminal T1 is A_CCLK.

‡

Terminal name for slot B is preceded with B_. For example, the full name for terminal A17 is B_CCLK.

SLOT

†

U7 B9 O

W1 C13 I/O

I/O

TYPE

‡

CardBus PC Card clock. CCLK provides synchronous timing for all transactions on the CardBus interface. All signals except CRST CVS2–CVS1 are sampled on the rising edge of CCLK, and all timing parameters are defined with the rising edge of this signal. CCLK operates at the PCI bus clock frequency, but it can be stopped in the low state or slowed down for power savings.

CardBus PC Card clock run. CCLKRUN is used by a CardBus PC Card to request an increase in the CCLK frequency, and by the PCI1250A to indicate that the CCLK frequency is decreased.

CardBus PC Card reset. CRST is used to bring CardBus PC Card-specific registers, sequencers, and signals to a known state. When CRST and the PCI1250A drives these signals to a valid logic level. Assertion can be asynchronous to CCLK, but deassertion must be synchronous to CCLK.

, CCLKRUN, CINT, CSTSCHG, CAUDIO, CCD2:1, and

is asserted, all CardBus PC Card signals must be 3-stated,

PCI1250A

PC CARD CONTROLLER

XCPS014 – DECEMBER 1997

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

PCI1250A

FUNCTION

PC CARD CONTROLLER

XCPS014 – DECEMBER 1997

Terminal Functions (Continued)

CardBus PC Card address and data (slots A and B)

TERMINAL

B7 C8 B8 A8 D9

I/O

TYPE

‡

PC Card address and data. These signals make up the multiplexed CardBus address and data bus on the CardBus interface. During the address phase of a CardBus cycle, CAD31–CAD0 contain a 32-bit

I/O

address. During the data phase of a CardBus cycle, CAD31–CAD0 contain data. CAD31 is the most-significant bit.

CardBus bus commands and byte enables. CC/BE3–CC/BE0 are multiplexed on the same CardBus terminals. During the address phase of a CardBus cycle, CC/BE3 During the data phase, this 4-bit bus is used as byte enables. The byte enables determine which byte

I/O

paths of the full 32-bit data bus carry meaningful data. CC/BE0 applies to byte 1 (CAD15–CAD8), CC/BE2 applies to byte 2 (CAD23–CAD8), and CC/BE3 applies to byte 3 (CAD31–CAD24).

CardBus parity. In all CardBus read and write cycles, the PCI1250A calculates even parity across the CAD and CC/BE one-CCLK delay. As a target during CardBus cycles, the calculated parity is compared to the initiator’s parity indicator; a compare error results in a parity error assertion.

buses. As an initiator during CardBus cycles, the PCI1250A outputs CPAR with a

NO.

NAME

CAD31 CAD30 CAD29 CAD28 CAD27 CAD26 CAD25 CAD24 CAD23 CAD22 CAD21 CAD20 CAD19 CAD18 CAD17 CAD16 CAD15 CAD14 CAD13 CAD12 CAD11 CAD10

CAD9 CAD8 CAD7 CAD6 CAD5 CAD4 CAD3 CAD2 CAD1 CAD0

CC/BE3 CC/BE2 CC/BE1 CC/BE0

CPAR N3 A19 I/O

†

Terminal name for slot A is preceded with A_. For example, the full name for terminal N3 is A_CPAR.

‡

Terminal name for slot B is preceded with B_. For example, the full name for terminal A19 is B_CPAR.

SLOT

†

V7 Y6 U5

V4 W4 W3 W2

U2 M4 M2 M3

L3 L2 L1

J1 J4

J3 H2 H1 G1 H3 G2

Y2 T3 N1 K1

SLOT

C11 B11

A12 C12 A13 B13 A14 C14 A15 B15 C18 C19 B20 E17 D18 C20 D19 E18 E19 G17 G18 F19 G19 F20 H18 G20 H19

B12 D14 B19 D20

–CC/BE0 defines the bus command.

applies to byte 0 (CAD7–CAD0), CC/BE1

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

FUNCTION

I/O

CCD1

CCD2

Terminal Functions (Continued)

CardBus PC Card interface control (slots A and B)

TERMINAL

NO.

NAME

CAUDIO Y5 D10 I

CBLOCK

CCD1 CCD2

CDEVSEL

CFRAME

CGNT

CINT

CIRDY

CPERR

CREQ

CSERR

CSTOP

CSTSCHG

CTRDY

CVS1 Y3 A11 CVS2 U3 B14

†

Terminal name for slot A is preceded with A_. For example, the full name for terminal Y5 is A_CAUDIO.

‡

Terminal name for slot B is preceded with B_. For example, the full name for terminal D10 is B_CAUDIO.

SLOT

†

P1 B18 I/O

G3 H20

W6 C9

R2 A18 I/O

U1 C15 I/O

P3 D16 I

Y4 A10 I

T2 A16 I/O

P2 B17 I/O

Y1 D12 I

V5 B10 I

R1 C17 I/O

V6 A9 I

P4 C16 I/O

I/O

TYPE

‡

CardBus audio. CAUDIO is a digital input signal from a PC Card to the system speaker. The PCI1250A supports the binary audio mode and outputs a binary signal from the card to SPKROUT.

CardBus lock. CBLOCK is used to gain exclusive access to a target. CardBus detect 1 and CardBus detect 2. CCD1 and CCD2 are used in conjunction with CVS1 and

CVS2 to identify card insertion and interrogate cards to determine the operating voltage and card type.

CardBus device select. The PCI1250A asserts CDEVSEL to claim a CardBus cycle as the target device. As a CardBus initiator on the bus, the PCI1250A monitors CDEVSEL If no target responds before timeout occurs, the PCI1250A terminates the cycle with an initiator abort.

CardBus cycle frame. CFRAME is driven by the initiator of a CardBus bus cycle. CFRAME is asserted to indicate that a bus transaction is beginning, and data transfers continue while this signal is asserted. When CFRAME

CardBus bus grant. CGNT is driven by the PCI1250A to grant a CardBus PC Card access to the CardBus bus after the current data transaction has been completed.

CardBus interrupt. CINT is asserted low by a CardBus PC Card to request interrupt servicing from the host.

CardBus initiator ready. CIRDY indicates the CardBus initiator’s ability to complete the current data phase of the transaction. A data phase is completed on a rising edge of CCLK when both CIRDY CTRDY

are asserted. Until CIRDY and CTRDY are both sampled asserted, wait states are inserted.

CardBus parity error. CPERR is used to report parity errors during CardBus transactions, except during special cycles. It is driven low by a target two clocks following that data when a parity error is detected.

CardBus request. CREQ indicates to the arbiter that the CardBus PC Card desires use of the CardBus bus as an initiator.

CardBus system error. CSERR reports address parity errors and other system errors that could lead to catastrophic results. CSERR pullup, and may take several CCLK periods. The PCI1250A can report CSERR assertion of SERR

CardBus stop. CSTOP is driven by a CardBus target to request the initiator to stop the current CardBus transaction. CSTOP devices that do not support burst data transfers.

CardBus status change. CSTSCHG is used to alert the system to a change in the card’s status, and is used as a wake-up mechanism.

CardBus target ready. CTRDY indicates the CardBus target’s ability to complete the current data phase of the transaction. A data phase is completed on a rising edge of CCLK, when both CIRDY and CTRDY are asserted; until this time, wait states are inserted.

CardBus voltage sense 1 and CardBus voltage sense 2. CVS1 and CVS2 are used in conjunction with voltage and card type.

and

is deasserted, the CardBus bus transaction is in the final data phase.

is driven by the card synchronous to CCLK, but deasserted by a weak

on the PCI interface.

is used for target disconnects, and is commonly asserted by target

to identify card insertion and interrogate cards to determine the operating

PCI1250A

PC CARD CONTROLLER

XCPS014 – DECEMBER 1997

until a target responds.

and

to the system by

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

PCI1250A PC CARD CONTROLLER

XCPS014 – DECEMBER 1997

absolute maximum ratings over operating temperature ranges (unless otherwise noted)

Supply voltage range, V Supply voltage range, V Input voltage range, V

Output voltage range, V

Input clamp current, I Output clamp current, I Storage temperature range, T Virtual junction temperature, T

†

Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. Applies for external input and bidirectional buffers. VI > VCC does not apply to fail-safe terminals. PCI terminals are measured with

respect to V respect to V

2. Applies for external output and bidirectional buffers. VO > VCC does not apply to fail-safe terminals. PCI terminals are measured with respect to V with respect to V

instead of VCC. PC Card terminals are measured with respect to V

CCP

, and miscellaneous signals are measured with respect to V

CCZ

CCP

CCZ

–0.5 V to 4.6 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

CCP,

: PCI –0.5 V to V

CCA,

CCB,

CCZ,

–0.5 V to 6 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

CCI

Card A –0.5 to V Card B –0.5 to V ZV –0.5 to V MISC –0.5 to V Fail safe –0.5 V to V

: PCI –0.5 V to V

Card A –0.5 to V Card B –0.5 to V ZV –0.5 to V MISC –0.5 to V Fail safe –0.5 V to V

(VI < 0 or VI > VCC) (see Note 1) ±20 mA. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

(VO < 0 or VO > VCC) (see Note 2) ±20 mA. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

instead of VCC. PC Card terminals are measured with respect to V , and miscellaneous signals are measured with respect to V

–65°C to 150°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

stg

150°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

or V

CCA

. The limit specified applies for a dc condition.

CCI

CCA

. The limit specified applies for a dc condition.

CCI

. ZV terminals are measured with

CCB

or V

. ZV terminals are measured

CCB

†

CCP CCA CCB CCZ

CCI

CC CCP CCA CCB CCZ

CCI

+ 0.5 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

+ 0.5 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

+ 0.5 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

+ 0.5 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

+ 0.5 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

+ 0.5 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

+ 0.5 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

+ 0.5 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

+ 0.5 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

PCI I/O

Commercial

PC Card I/O

Commercial

I/O

Commercial

I/O

Commercial

PCI

†

PCI

†

PCI1250A

PC CARD CONTROLLER

XCPS014 – DECEMBER 1997

recommended operating conditions (see Note 3)

OPERATION MIN NOM MAX UNIT

CCP

CC(A/B)

CCZ

CCI

†

Applies to external inputs and bidirectional buffers without hysteresis

‡

Miscellaneous pins are V13, W13, Y13, U12, V12, W12, U1 1, V1 1, W11, Y11, Y10, W10, Y09, W09, V09, U09, Y08, all IRQMUXx pins, LEDAx pins, SUSPEND

Fail-safe pins are A11, B14, C09, G03, H20, U03, W06, and Y03 (card detect and voltage sense pins).

Applies to external output buffers

NOTE 3: Unused pins (input or I/O) must be held high or low to prevent them from floating.

Core voltage

voltage

port

voltage

scellaneous

High-level input voltage

Low-level input voltage

Input voltage

Output voltage

, SPKROUT, RI_OUT, INTA, INTB, and power switch control pins.

voltage

Commercial 3.3 V 3 3.3 3.6 V

3.3 V 3 3.3 3.6 5 V 4.75 5 5.25

3.3 V 0.5 V 5 V 2 V

PC Card

ZV 2 V

‡

MISC Fail safe

PC Card

ZV 0 0.8 MISC Fail safe PCI 0 V PC Card 0 V ZV MISC Fail safe PCI 0 V PC Card 0 V ZV MISC Fail safe

‡

3.3 V

5 V 2.4 V

3.3 V 0 0.3 V 5 V 0 0.8

3.3 V 0

5 V 0 0.8

CCP

0.475

CCA/B

2 V 2 V

0 0.8 0 0.8

0 V 0 V 0 V

CCA/B

0.325

CCA/B

CCP CCP

CCZ

CCI

CCP

CCZ

CCI

CCP

CCZ

CCI

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

PCI1250A

C C

Output pi

I/O pi

PC CARD CONTROLLER

XCPS014 – DECEMBER 1997

recommended operating conditions (see Note 3) (continued)

OPERATION MIN NOM MAX UNIT

†

These junction temperatures reflect simulation conditions. The customer is responsible for verifying junction temperature.

NOTE 3: Unused pins (input or I/O) must be held high or low to prevent them from floating.

Input transition time (tr and tf)

Operating ambient temperature range 0 25 70 °C Virtual junction temperature 0 25 115 °C

electrical characteristics over recommended operating conditions (unless otherwise noted)

PARAMETER PINS OPERATION TEST CONDITIONS MIN MAX UNIT

High-level output voltage (see Note 4)

OZL

OZH

‡

For PCI pins, VI = V

For I/O pins, input leakage (IIL and IIH) includes IOZ leakage of the disabled output.

NOTES: 4. VOH and IOL are not tested on SERR (pin U19)and RI_OUT

Low-level output voltage

3-state output, high-impedance state current (see Note 4)

3-state output, high-impedance state current

Low-level input current

High-level input current (see Note 5)

. For PC Card pins, VI = V

CCP

5. IIH is not tested on LATCH (pin W12) because it is pulled up with an internal resistor.

PCI and PC Card 1 4 ZV , miscellaneous, and fail safe

PCI

PC Card

ZV MISC

PCI

ard

ZV MISC SERR

Input pins VI = GND –1 I/O pins

Latch VI = GND –2

nput pins

Fail-safe pins 3.6 V VI = V

. For ZV pins, VI = V

CC(A/B)

3.3 V 5 V

3.6 V VI = V

5.25 V VI = V

3.6 V

5.25 V

3.6 V

5.25 V

3.6 V VI = V

5.25 V VI = V

(pin Y13) because they are open-drain outputs.

IOH = –0.5 mA 0.9 V IOH = –2 mA 2.4 IOH = –0.15 mA 0.9 V IOH = –0.15 mA 2.4 IOH = –4 mA VCC–0.6 IOH = –4 mA VCC–0.6 IOL = 1.5 mA 0.1 V IOL = 6 mA 0.55 IOL = 0.7 mA 0.1 V IOL = 0.7 mA 0.55 IOL = 4 mA 0.5 IOL = 4 mA 0.5 IOL = 12 mA 0.5

CC CC

CC CC CC

‡ ‡

VI = V VI = V

VI = GND –10

VI = V VI = V

. For miscellaneous pins, VI = V

CCZ

0 6

–1 –1 10 25

10 20 10 25

CCI

µA

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

gy,

50 pF, S

PCI1250A

PC CARD CONTROLLER

XCPS014 – DECEMBER 1997

PCI clock/reset timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Figures 20 and 21)

PARAMETER

∆v/∆t Slew rate, PCLK tr, t t

Cycle time, PCLK t Pulse duration, PCLK high t Pulse duration, PCLK low t

Pulse duration, RSTIN t Setup time, PCLK active at end of RSTIN t

ALTERNATE

SYMBOL

cyc

high

low

rst

rst-clk

PCI timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Note 4 and Figures 19 and 22)

PARAMETER

PCLK-to-shared signal

dis

NOTES: 7. This data sheet uses the following conventions to describe time ( t ) intervals. The format is tA, where

Propagation delay time, See Note 6

Enable time, high impedance-to-active delay time from PCLK

Disable time, active-to-high impedance delay time from PCLK

Setup time before PCLK valid t Hold time after PCLK high t

6. PCI shared signals are AD31–0, C/BE3–0, FRAME, TRDY, IRDY, ST OP, IDSEL, DEVSEL, and P AR.

type of dynamic parameter being represented. One of the following is used: tpd = propagation delay time, td = delay time, tsu = setup time, and th = hold time.

valid delay time PCLK-to-shared signal

invalid delay time

ALTERNATE

SYMBOL

val

inv

off su

TEST CONDITIONS MIN MAX UNIT

TEST

CONDITIONS

ee Note

MIN MAX UNIT

30 ns 11 ns 11 ns

1 4 V/ns 1 ms

100

2 ns

28 ns

7 ns 0 ns

subscript A

indicates the

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

PCI1250A PC CARD CONTROLLER

XCPS014 – DECEMBER 1997

PARAMETER MEASUREMENT INFORMATION

LOAD CIRCUIT PARAMETERS

†

PARAMETER

dis

†

LOAD

LOAD–VOL

‡

TIMING

PZH

PZL

PHZ

PLZ

includes the typical load-circuit distributed capacitance.

LOAD

(pF)

50 8 –8 50 8

= 50 Ω, where VOL = 0.6 V, IOL = 8 mA

(mA)

–8

LOAD

(V)

1.5

0 3

From Output

Under Test

‡

Test

Point

LOAD

LOAD CIRCUIT

LOAD

Timing

Input

(see Note A)

Data

Input

(see Note A)

Out-of-Phase

90% V

10% V

Input

In-Phase

Output

50% V

VOLTAGE WAVEFORMS

SETUP AND HOLD TIMES

INPUT RISE AND FALL TIMES

50% V

0 V

High-Level

Input

Low-Level

Input

Output

Control

(low-level

enabling)

Waveform 1

(see Notes

Band C)

Waveform 2

(see Notes B

and C)

50% V

VOLTAGE WAVEFORMS

PULSE DURATION

50% V

PZL

PZH

PLZ

50% V

PHZ

50% V

VOL+ 0.3 V

VOH– 0.3 V

0 V

≅ 50% V V

≅ 50% V 0 V

VOLTAGE WAVEFORMS

PROPAGATION DELAY TIMES

NOTES: A. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by pulse generators having the

following characteristics: PRR = 1 MHz, ZO = 50 Ω, tr = 6 ns.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

C. For t

PLZ

and t

, VOL and VOH are measured values.

PHZ

ENABLE AND DISABLE TIMES, 3-STATE OUTPUTS

VOLTAGE WAVEFORMS

Figure 1. Load Circuit and Voltage Waveforms

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

PCI1250A

PC CARD CONTROLLER

XCPS014 – DECEMBER 1997

PCI BUS PARAMETER MEASUREMENT INFORMATION

high

low

2 V MIN Peak-to-Peak

rst

PCLK

RSTIN

0.8 V

2 V

cyc

Figure 2. PCLK Timing Waveform

PCLK

PCI Output

PCI Input

srst-clk

Figure 3. RSTIN Timing Waveforms

1.5 V t

val

1.5 V

Valid

inv

off

Figure 4. Shared Signals Timing Waveforms

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

PCI1250A PC CARD CONTROLLER

XCPS014 – DECEMBER 1997

PC Card cycle timing

The PC Card cycle timing is controlled by the wait-state bits in the Intel 82365SL-DF compatible memory and I/O window registers. The PC Card cycle generator uses the PCI clock to generate the correct card address setup and hold times and the PC Card command active (low) interval. This allows the cycle generator to output PC Card cycles that are as close to the Intel 82365SL-DF timing as possible while always slightly exceeding the Intel 82365SL-DF values. This ensures compatibility with existing software and maximizes throughput.

The PC Card address setup and hold times are a function of the wait-state bits. Table 1 shows address setup time in PCLK cycles and nanoseconds for I/O and memory cycles. Table 2 and Table 3 show command active time in PCLK cycles and nanoseconds for I/O and memory cycles. Table 4 shows address hold time in PCLK cycles and nanoseconds for I/O and memory cycles.

Table 1. PC Card Address Setup Time, t

WAIT-STATE BITS

I/O 3/90 Memory WS1 0 2/60 Memory WS1 1 4/120

Table 2. PC Card Command Active Time, t

WAIT-STATE BITS

WS ZWS

0 0 19/570

I/O

Memory

1 X 23/690

0 1 7/210 00 0 19/570 01 X 23/690 10 X 23/690 11 X 23/690 00 1 7/210

Table 3. PC Card Command Active Time, t

WAIT-STATE BITS

WS ZWS

0 0 7/210

I/O

Memory

1 X 11/330

0 1 N/A 00 0 9/270 01 X 13/390 10 X 17/510 11 X 23/630 00 1 5/150

, 8-Bit and 16-Bit PCI Cycles

su(A)

TS1 – 0 = 01

(PCLK/ns)

, 8-Bit PCI Cycles

c(A)

TS1 – 0 = 01

(PCLK/ns)

, 16-Bit PCI Cycles

c(A)

TS1 – 0 = 01

(PCLK/ns)

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

PCI1250A

PC CARD CONTROLLER

XCPS014 – DECEMBER 1997

Table 4. PC Card Address Hold Time, t

WAIT-STATE BITS

I/O 2/60 Memory WS1 0 2/60 Memory WS1 1 3/90

, 8-Bit and 16-Bit PCI Cycles

h(A)

TS1 – 0 = 01

(PCLK/ns)

timing requirements over recommended ranges of supply voltage and operating free-air temperature, memory cycles (for 100-ns common memory) (see Note 5 and Figure 5)

ALTERNATE

SYMBOL

NOTE 8: These times are dependent on the register settings associated with ISA wait states and data size. They are also dependent on cycle

Setup time, CE1 and CE2 before WE/OE low T1 60 ns Setup time, CA25–CA0 before WE/OE low T2 t Setup time, REG before WE/OE low T3 90 ns Propagation delay time, WE/OE low to WAIT low T4 ns Pulse duration, WE/OE low T5 200 ns Hold time, WE/OE low after WAIT high T6 ns Hold time, CE1 and CE2 after WE/OE high T7 120 ns Setup time (read), CDATA15–CDATA0 valid before OE high T8 ns Hold time (read), CDATA15–CDATA0 valid after OE high T9 0 ns Hold time, CA25–CA0 and REG after WE/OE high T10 t Setup time (write), CDATA15–CDATA0 valid before WE low T11 60 ns Hold time (write), CDATA15–CDATA0 valid after WE low T12 240 ns

type (read/write, memory/I/O) and WAIT observed if programmed for zero wait state, 16-bit cycles) with a 33-MHz PCI clock.

from PC Card. The times listed here represent absolute minimums (the times that would be

su(A)

h(A)

MIN MAX UNIT

+2PCLK ns

+1PCLK ns

timing requirements over recommended ranges of supply voltage and operating free-air temperature, I/O cycles (see Figure 6)

ALTERNATE

SYMBOL

Setup time, REG before IORD/IOWR low T13 60 ns Setup time, CE1 and CE2 before IORD/IOWR low T14 60 ns Setup time, CA25–CA0 valid before IORD/IOWR low T15 t Propagation delay time, IOIS16 low after CA25–CA0 valid T16 35 ns Propagation delay time, IORD low to WAIT low T17 35 ns Pulse duration, IORD/IOWR low T18 T Hold time, IORD low after WAIT high T19 ns Hold time, REG low after IORD high T20 0 ns Hold time, CE1 and CE2 after IORD/IOWR high T21 120 ns Hold time, CA25–CA0 after IORD/IOWR high T22 t Setup time (read), CDATA15–CDATA0 valid before IORD high T23 10 ns Hold time (read), CDATA15–CDATA0 valid after IORD high T24 0 ns Setup time (write), CDATA15–CDATA0 valid before IOWR low T25 90 ns Hold time (write), CDATA15–CDATA0 valid after IOWR high T26 90 ns

su(A)

h(A)

MIN MAX UNIT

+2PCLK ns

+1PCLK ns

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

PCI1250A

T27

tpdP

T28

PC CARD CONTROLLER

XCPS014 – DECEMBER 1997

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, miscellaneous (see Figure 7)

ALTERNATE

SYMBOL

T10

MIN MAX UNIT

30 30

ropagation delay time

PC Card PARAMETER MEASUREMENT INFORMATION

CA25–CA0

REG

PARAMETER

BVD2 low to SPKROUT low BVD2 high to SPKROUT high IREQ

to IRQ15–IRQ3

STSCHG to IRQ15–IRQ3

CE1, CE2

WE, OE

WAIT

CDATA15–CDATA0

(write)

CDATA15–CDATA0

(read)

With no wait state With wait state

T11

Figure 5. PC Card Memory Cycle

T12

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

PCI1250A

PC CARD CONTROLLER

XCPS014 – DECEMBER 1997

PC Card PARAMETER MEASUREMENT INFORMATION

CA25–CA0

IOIS16

REG

CE1, CE2

T16

T14

T18

T22

T20

T21

IORD, IOWR

WAIT

CDATA15–CDATA0

(write)

CDATA15–CDATA0

(read)

With no wait state With wait state

T15

BVD2

SPKROUT

IREQ

T13

T17

T25

Figure 6. PC Card I/O Cycle

T27

T28

T19

T26

T23

T24

IRQ15–IRQ3

Figure 7. Miscellaneous PC Card Delay Times

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

PCI1250A PC CARD CONTROLLER

XCPS014 – DECEMBER 1997

MECHANICAL DATA

GFN (S-PBGA-N256) PLASTIC BALL GRID ARRAY

1,17

45° 4 Places

27,00 SQ 24,00 SQ 16,10 SQ

1,435 TYP

2,13

0,90

Dia Solder Balls

0,60

256 Places

1,27

0,60 Seating Plane

NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

0,36

0,15

4040185/A 04/95

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

IMPORTANT NOTICE

T exas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI’s standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage (“Critical Applications”).

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer . Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer’s applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Datasheet PCI1250A Datasheet (TEXAS INSTRUMENTS)

Specifications and Main Features

Frequently Asked Questions

User Manual