No External Programming Voltage Needed
Programmable Code Protection by Security
Fuse
DFamily Members Include:
-- MSP430F2416:
92KB+256B Flash Memory, 4KB RAM
-- MSP430F2417:
92KB+256B Flash Memory, 8KB RAM
-- MSP430F2418:
116KB+256B Flash Memory, 8KB RAM
-- MSP430F2419:
120KB+256B Flash Memory, 4KB RAM
-- MSP430F2616:
92KB+256B Flash Memory, 4KB RAM
-- MSP430F2617:
92KB+256B Flash Memory, 8KB RAM
-- MSP430F2618:
116KB+256B Flash Memory, 8KB RAM
-- MSP430F2619:
120KB+256B Flash Memory, 4KB RAM
DAvailablein80-PinQuadFlatPack(QFP)
and 64-Pin QFP (See Available Options)
DFor Complete Module Descriptions, See the
MSP430x2xx Family User’s Guide,
Literature Number SLAU144
†
The MSP430F241x devices are identical to the MSP430F261x
devices, with the exception that the DAC12 modules and the DMA
controller are not implemented.
The Texas Instruments MSP430 family of ultralow-power microcontrollers consists of several devices featuring
different sets of peripherals targeted for various applications. The architecture, combined with five low-power
modes is optimized to achieve extended battery life in por table measurement applications. The device features
a powerful 16-bit RISC CPU, 16-bit registers, and constant generators that contribute to maximum code
efficiency. The calibrated digitally controlled oscillator (DCO) allows wake-up from low-power modes to active
mode in less than 1 μs.
The MSP430F261x/241x series are microcontroller configurations with two built-in 16-bit timers, a fast 12-bit
A/D converter, a comparator, dual 12-bit D/A converters, four universal serial communication interface (USCI)
modules, DMA, and up to 64 I/O pins. The MSP430F241x devices are identical to the MSP430F261x devices,
with the exception that the DAC12 and the DMA modules are not implemented.
Typical applications include sensor systems, industrial control applications, hand-held meters, etc.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
I2C is a registered trademark of Philips Incorporated.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
General-purpose digital I/O pin/switch all PWM digital output ports to high impedance -- Timer_B
TB0 to TB6/SVS comparator output
10
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
MSP430x241x, MSP430x261x
I/ODESCRIPTIO
N
http://www.xinpian.net
提供单片机解密、IC解密、芯片解密业务
010-62245566 13810019655
MIXED SIGNAL MICROCONTROLLER
SLAS541A -- JUNE 2007 -- REVISED OCTOBER 2007
Terminal Functions (Continued)
TERMINAL
NO.
NAME
P8.466I/OGeneral-purpose digital I/O pin
P8.567I/OGeneral-purpose digital I/O pin
P8.6/XT2OUT68OGeneral-purpose digital I/O pin/Output terminal of crystal oscillator XT2
P8.7/XT2IN69I
XT2OUT52OOutput terminal of crystal oscillator XT2
XT2IN53IInput port for crystal oscillator XT2
RST/NMI5874IReset input, nonmaskable interrupt input port, or bootstrap loader start (in flash devices).
TCK5773ITest clock (JTAG). TCK is the clock input port for device programming test and bootstrap loader start.
TDI/TCLK5571ITest data input or test clock input. The device protection fuse is connected to TDI/TCLK.
TDO/TDI5470I/OTest data output port. TDO/TDI data output or programming data input terminal.
TMS5672ITest mode select. TMS is used as an input port for device programming and test.
Ve
/DAC0
REF+
V
REF+
V
/Ve
REF--
REF--
XIN88IInput port for crystal oscillator XT1. Standard or watch crystals can be connected.
XOUT99OOutput port for crystal oscillator XT1. Standard or watch crystals can be connected.
†
MSP430F261x devices only
64
PIN80PIN
General-purpose digital I/O pin/Input port for crystal oscillator XT2. Only standard crystals can be
connected.
†
1010IInput for an external reference voltage/DAC12.0 output
77OOutput of positive terminal of the reference voltage in the ADC12
1111I
Negative terminal for the reference voltage for both sources, the internal reference voltage, or an
external applied reference voltage
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
11
MSP430x241x, MSP430x261x
http://www.xinpian.net
提供单片机解密、IC解密、芯片解密业务
010-62245566 13810019655
MIXED SIGNAL MICROCONTROLLER
SLAS541A -- JUNE 2007 -- REVISED OCTOBER 2007
short-form description
CPU
The MSP430 CPU has a 16-bit RISC architecture
that is highly transparent to the application. All
operations, other than program-flow instructions,
areperformedasregisteroperationsin
conjunction with seven addressing modes for
source operand and four addressing modes for
destination operand.
The CPU is integrated with 16 registers that
provide reduced instruction execution time. The
register-to-register operation execution time is
one cycle of the CPU clock.
Four of the registers, R0 to R3, are dedicated as
program counter, stack pointer, status register,
andconstantgenerator,respectively. The
remainingregistersaregeneral-purpose
registers.
Peripherals are connected to the CPU using data,
address, and control buses, and can be handled
with all instructions.
instruction set
The instruction set consists of 51 instructions with
three formats and seven address modes. Each
instruction can operate on word and byte data.
Table 1 shows examples of the three types of
instruction formats; the address modes are listed
in Table 2.
The MSP430 has one active mode and five software selectable low-power modes of operation. An interrupt
event can wake up the device from any of the five low-power modes, service the request, and restore back to
the low-power mode on return from the interrupt program.
The following six operating modes can be configured by software:
DActive mode (AM)
--All clocks are active.
DLow-power mode 0 (LPM0)
--CPU is disabled.
ACLK and SMCLK remain active. MCLK is disabled.
DLow-power mode 1 (LPM1)
--CPU is disabled.
ACLK and SMCLK remain active. MCLK is disabled.
DCO’s dc-generator is disabled if DCO not used in active mode.
DLow-power mode 2 (LPM2)
--CPU is disabled.
MCLK and SMCLK are disabled.
DCO’s dc-generator remains enabled.
ACLK remains active.
DLow-power mode 3 (LPM3)
--CPU is disabled.
MCLK and SMCLK are disabled.
DCO’s dc-generator is disabled.
ACLK remains active.
DLow-power mode 4 (LPM4)
--CPU is disabled.
ACLK is disabled.
MCLK and SMCLK are disabled.
DCO’s dc-generator is disabled.
Crystal oscillator is stopped.
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
13
MSP430x241x, MSP430x261x
0x0FFDAto1
3to0
Reserved(seeNotes7and8)Reserved
http://www.xinpian.net
提供单片机解密、IC解密、芯片解密业务
010-62245566 13810019655
MIXED SIGNAL MICROCONTROLLER
SLAS541A -- JUNE 2007 -- REVISED OCTOBER 2007
interrupt vector addresses
The interrupt vectors and the power-up starting address are located in the address range 0x0FFFF to 0x0FFC0.
The vector contains the 16-bit address of the appropriate interrupt-handler instruction sequence. If the reset
vector (0x0FFFE) contains 0xFFFF (e.g., flash is not programmed), the CPU enters LPM4 after power-up.
Timer_A3TACCR0 CCIFG (see Note 3)Maskable0x0FFF225
Timer_A3
USCI_A0/USCI_B0 receive
USCI_B0 I2C status
USCI_A0/USCI_B0 transmit
USCI_B0 I2C receive/transmit
ADC12ADC12IFG (see Notes 2 and 3)Maskable0x0FFEA21
I/O port P2 (eight flags)P2IFG.0 to P2IFG.7 (see Notes 2 and 3)Maskable0x0FFE619
I/O port P1 (eight flags)P1IFG.0 to P1IFG.7 (see Notes 2 and 3)Maskable0x0FFE418
USCI_A0/USCI_B1 receive
USCI_B1 I2C status
USCI_A1/USCI_B1 transmit
USCI_B1 I2C receive/transmit
DMA
DAC12
NOTES: 1. A reset is executed if the CPU tries to fetch instructions from within the module register memory address range (0x00000 to 0x001FF)
or from within unused address ranges.
2. Multiple source flags.
3. Interrupt flags are located in the module.
4. In SPI mode: UCB0RXIFG. In I2C mode: UCALIFG, UCNACKIFG, ICSTTIFG, UCSTPIFG.
5. In UART/SPI mode: UCB0TXIFG. In I2C mode: UCB0RXIFG, UCB0TXIFG.
6. (Non)maskable: The individual interrupt-enable bit can disable an interrupt event, but the general-interrupt enable cannot.
7. The address 0x0FFBE is used as bootstrap loader security key (BSLSKEY).
A 0x0AA55 at this location disables the BSL completely.
A zero disables the erasure of the flash if an invalid password is supplied.
8. The interrupt vectors at addresses 0x0FFDA to 0x0FFC0 are not used in this device and can be used for regular program code if
necessary.
ACCVIFG (see Notes 2 and 6)
TBCCR1 to TBCCR6 CCIFGs, TBIFG
TAIFG (see Notes 2 and 3)
UCA0RXIFG, UCB0RXIFG
UCA0TXIFG, UCB0TXIFG
UCA1RXIFG, UCB1RXIFG
UCA1TXIFG, UCB1TXIFG
DMA0IFG, DMA1IFG, DMA2IFG
DAC12_0IFG, DAC12_1IFG
PORIFG
WDTIFG
RSTIFG
KEYV (see Note 2)
NMIIFG
OFIFG
TBCCR0 CCIFG
(see Note 3)
(see Notes 2 and 3)
TACCR1 CCIFG
TACCR2 CCIFG
(see Notes 2 and 4)
(see Note 2 and 4)
(see Notes 2 and 4)
(see Notes 2 and 5)
(see Notes 2 and 3)
(see Notes 2 and 3)
Reset0x0FFFE31, highest
(Non)maskable
(Non)maskable
(Non)maskable
Maskable0x0FFFA29
Maskable0x0FFF828
Maskable0x0FFF024
Maskable0x0FFEE23
Maskable0x0FFEC22
Maskable0x0FFE217
Maskable0x0FFE016
Maskable0x0FFDE15
Maskable0x0FFDC14
0x0FFFC30
0x0FFE820
0x0FFC0lowest
,
14
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
MSP430x241x, MSP430x261x
http://www.xinpian.net
提供单片机解密、IC解密、芯片解密业务
010-62245566 13810019655
MIXED SIGNAL MICROCONTROLLER
SLAS541A -- JUNE 2007 -- REVISED OCTOBER 2007
special function registers
Most interrupt enable bits are collected in the lowest address space. Special-function register bits not allocated
to a functional purpose are not physically present in the device. This arrangement provides simple software
access.
interrupt enable 1 and 2
Address76543210
00h
WDTIEWatchdog timer interrupt enable. Inactive if watchdog mode is selected.
Active if watchdog timer is configured as general-purpose timer.
The MSP430 BSL enables users to program the flash memory or RAM using a UART serial interface. Access
to the MSP430 memory via the BSL is protected by a user-defined password. For complete description of the
features of the BSL and its implementation, see the application report Features of the MSP430 BootstrapLoader, literature number SLAA089.
BSL FunctionPM, RTD Package Pins
Data Transmit13 - P1.1
Data Receive22 - P2.2
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
17
MSP430x241x, MSP430x261x
http://www.xinpian.net
提供单片机解密、IC解密、芯片解密业务
010-62245566 13810019655
MIXED SIGNAL MICROCONTROLLER
SLAS541A -- JUNE 2007 -- REVISED OCTOBER 2007
flash memory
The flash memory can be programmed via the JTAG port, the bootstrap loader, or in-system by the CPU. The
CPU can perform single-byte and single-word writes to the flash memory. Features of the flash memory include:
DFlash memory has n segments of main memory and four segments of information memory (A to D) of 64
bytes each. Each segment in main memory is 512 bytes in size.
DSegments 0 to n may be erased in one step, or each segment may be individually erased.
DSegments A to D can be erased individually, or as a group with segments 0 to n.
Segments A to D are also called information memory.
DSegment A contains calibration data. After reset, segment A is protected against programming or erasing.
It can be unlocked, but care should be taken not to erase this segment if the calibration data is required.
DFlash content integrity check with marginal read modes
peripherals
Peripherals are connected to the CPU through data, address, and control buses and can be handled using all
instructions. For complete module descriptions, see the MSP430x2xx Family User’s Guide, literature number
SLAU144.
DMA controller
The DMA controller allows movement of data from one memory address to another without CPU intervention.
For example, the DMA controller can be used to move data from the ADC12 conversion memory to RAM. Using
the DMA controller can increase the throughput of peripheral modules. The DMA controller reduces system
power consumption by allowing the CPU to remain in sleep mode without having to awaken to move data to
or from a peripheral.
oscillator and system clock
The clock system in the MSP430x241x and MSP43x261x family of devices is supported by the basic clock
module that includes support for a 32768-Hz watch crystal oscillator, an internal very low power, low frequency
oscillator,an internal digitally-controlled oscillator (DCO) and a high frequency crystal oscillator. The basic clock
module is designed to meet the requirements of both low system cost and low-power consumption. The internal
DCO provides a fast turn-on clock source and stabilizes in less than 1 μs. The basic clock module provides the
following clock signals:
DAuxiliary clock (ACLK), sourced from a 32768-Hz watch crystal, a high frequency crystal, or a very
low-power LF oscillator
DMain clock (MCLK), the system clock used by the CPU
DSub-Main clock (SMCLK), the subsystem clock used by the peripheral modules
The DCO settings to calibrate the DCO output frequency are stored in the information memory segment A.
18
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
MSP430x241x, MSP430x261x
http://www.xinpian.net
提供单片机解密、IC解密、芯片解密业务
010-62245566 13810019655
MIXED SIGNAL MICROCONTROLLER
SLAS541A -- JUNE 2007 -- REVISED OCTOBER 2007
calibration data stored in information memory segment A
Calibration data is stored for the DCO and for the ADC12. It is organized in a tag-length-value (TLV) structure.
TAGS USED BY THE ADC CALIBRATION TAGS
NAMEADDRESSVALU EDESCRIPTION
TAG_DCO_300x10F60x01DCO frequency calibration at VCC = 3 V and TA=25°C at calibration
TAG_ADC12_10x10DA0x10ADC12_1 calibration tag
TAG_EMPTY--0xFEIdentifier for empty memory areas
LABELS USED BY THE ADC CALIBRATION TAGS
LABELCONDITION AT CALIBRATION / DESCRIPTIONSIZEADDRESS OFFSET
The brownout circuit is implemented to provide the proper internal reset signal to the device during power on
and power off. The SVS circuitry detects if the supply voltage drops below a user selectable level and supports
both supply voltage supervision (the device is automatically reset) and supply voltage monitoring (SVM, the
device is not automatically reset).
The CPU begins code execution after the brownout circuit releases the device reset. However, V
have ramped to V
reaches V
V
CC
CC(min)
CC(min)
at that time. The user must ensure that the default DCO settings are not changed until
. If desired, the SVS circuit can be used to determine when VCCreaches V
may not
CC
CC(min)
.
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
19
MSP430x241x, MSP430x261x
http://www.xinpian.net
提供单片机解密、IC解密、芯片解密业务
010-62245566 13810019655
MIXED SIGNAL MICROCONTROLLER
SLAS541A -- JUNE 2007 -- REVISED OCTOBER 2007
digital I/O
There are up to eight 8-bit I/O ports implemented—ports P1 through P8:
DAll individual I/O bits are independently programmable.
DAny combination of input, output, and interrupt conditions is possible.
DEdge-selectable interrupt input capability for all eight bits of ports P1 and P2.
DRead/write access to port-control registers is supported by all instructions.
DEach I/O has an individually programmable pullup/pulldown r esistor.
DPorts P7/P8 can be accessed word wise.
watchdog timer+ (WDT+)
The primary function of the WDT+ module is to perform a controlled system restart after a software problem
occurs. If the selected time interval expires, a system reset is generated. If the watchdog function is not needed
in an application, the module can be configured as an interval timer and can generate interrupts at selected time
intervals.
hardware multiplier
The multiplication operation is supported by a dedicated peripheral module. The module performs 16×16,
16×8, 8×16, and 8×8 bit operations. The module is capable of supporting signed and unsigned multiplication
as well as signed and unsigned multiply and accumulate operations. The result of an operation can be accessed
immediately after the operands have been loaded into the peripheral registers. No additional clock cycles are
required.
universal serial communication interface (USCI)
The USCI modules are used for serial data communication. The USCI module supports synchronous
communication protocols such as SPI (3 pin or 4 pin) or I
UART, enhanced UART with automatic baudrate detection (LIN), and IrDA.
The USCI A module provides support for SPI (3 pin or 4 pin), UART, enhanced UART, and IrDA.
The USCI B module provides support for SPI (3 pin or 4 pin) and I
2
C, and asynchronous combination protocols such as
2
C.
20
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
MSP430x241x, MSP430x261x
A
http://www.xinpian.net
提供单片机解密、IC解密、芯片解密业务
010-62245566 13810019655
MIXED SIGNAL MICROCONTROLLER
SLAS541A -- JUNE 2007 -- REVISED OCTOBER 2007
timer_A3
Timer_A3 is a 16-bit timer/counter with three capture/compare registers. Timer_A3 can support multiple
capture/compares, PWM outputs, and interval timing. Timer_A3 also has extensive interrupt capabilities.
Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare
registers.
TIMER_A3 SIGNAL CONNECTIONS
INPUT PIN
NUMBER
12 - P1.0TACLKTACL K
21 - P2.1TAINCLKINCLK
13 - P1.1TA 0CCI0A
22 - P2.2TA 0CCI0B
14 - P1.2TA 1CCI1A
15 - P1.3TA 2CCI2A
DEVICE INPUT
SIGNAL
ACLKACLK
SMCLKSMCLK
DV
SS
DV
CC
CAOUT (internal)CCI1B
DV
SS
DV
CC
ACLK (internal)CCI2B
DV
SS
DV
CC
MODULE INPUT
NAME
GND
V
CC
GND
V
CC
GND
V
CC
MODULE
BLOCK
TimerN
CCR0TA0
CCR1
CCR2TA2
MODULE OUTPUT
SIGNAL
TA1
OUTPUT PIN NUMBER
13 - P1.1
17 - P1.5
27 - P2.7
14 - P1.2
18 - P1.6
23 - P2.3
ADC12 (internal)
DAC12_0 (internal)
DAC12_1 (internal)
15 - P1.3
19 - P1.7
24 - P2.4
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
21
MSP430x241x, MSP430x261x
A
http://www.xinpian.net
提供单片机解密、IC解密、芯片解密业务
010-62245566 13810019655
MIXED SIGNAL MICROCONTROLLER
SLAS541A -- JUNE 2007 -- REVISED OCTOBER 2007
timer_B7
Timer_B7 is a 16-bit timer/counter with seven capture/compare registers. Timer_B7 can support multiple
capture/compares, PWM outputs, and interval timing. Timer_B7 also has extensive interrupt capabilities.
Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare
registers.
TIMER_B3/B7 SIGNAL CONNECTIONS
INPUT PIN
NUMBER
DEVICE INPUT
SIGNAL
MODULE INPUT
NAME
43 - P4.7TBCLKTBCLK
ACLKACLK
SMCLKSMCLK
43 - P4.7TBCLKINCLK
36 - P4.0TB0CCI0A
36 - P4.0TB0CCI0B
DV
DV
SS
CC
GND
V
CC
37 - P4.1TB1CCI1A
37 - P4.1TB1CCI1B
DV
DV
SS
CC
GND
V
CC
38 - P4.2TB2CCI2A
38 - P4.2TB2CCI2B
DV
DV
SS
CC
GND
V
CC
39 - P4.3TB3CCI3A
39 - P4.3TB3CCI3B
DV
DV
SS
CC
GND
V
CC
40 - P4.4TB4CCI4A
40 - P4.4TB4CCI4B
DV
DV
SS
CC
GND
V
CC
41 - P4.5TB5CCI5A
41 - P4.5TB5CCI5B
DV
DV
SS
CC
GND
V
CC
42 - P4.6TB6CCI6A
ACLK (internal)CCI6B
DV
DV
SS
CC
GND
V
CC
†
MODULE
BLOCK
MODULE OUTPUT
SIGNAL
TimerN
CCR0TB0
CCR1TB1
CCR2TB2
CCR3TB3
CCR4TB4
CCR5TB5
CCR6TB6
OUTPUT PIN NUMBER
36 - P4.0
ADC12 (internal)
37 - P4.1
ADC12 (internal)
38 - P4.2
DAC_0(internal)
DAC_1(internal)
39 - P4.3
40 - P4.4
41 - P4.5
42 - P4.6
22
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
MSP430x241x, MSP430x261x
http://www.xinpian.net
提供单片机解密、IC解密、芯片解密业务
010-62245566 13810019655
MIXED SIGNAL MICROCONTROLLER
SLAS541A -- JUNE 2007 -- REVISED OCTOBER 2007
comparator_A+
The primary function of the comparator_A+ module is to support precision slope analog-to-digital conversions,
battery-voltage supervision, and monitoring of external analog signals.
ADC12
The ADC12 module supports fast, 12-bit analog-to-digital conversions. The module implements a 12-bit SAR
core, sample select control, reference generator, and a 16-word conversion-and-control buffer. The
conversion-and-control buffer allows up to 16 independent ADC samples to be converted and stored without
any CPU intervention.
DAC12
The DAC12 module is a 12-bit, R-ladder, voltage output DAC. The DAC12 may be used in 8-bit or 12-bit mode
and may be used in conjunction with the DMA controller. When multiple DAC12 modules are present, they may
be grouped together for synchronous operation.
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
23
MSP430x241x, MSP430x261x
http://www.xinpian.net
提供单片机解密、IC解密、芯片解密业务
010-62245566 13810019655
MIXED SIGNAL MICROCONTROLLER
SLAS541A -- JUNE 2007 -- REVISED OCTOBER 2007
peripheral file map
†
DMA
†
DAC12
ADC12
†
MSP430F261x devices only
DMA channel 2 transfer sizeDMA2SZ0x01F2
DMA channel 2 destination addressDMA2DA0x01EE
DMA channel 2 source addressDMA2SA0x01EA
DMA channel 2 controlDMA2CTL0x01E8
DMA channel 1 transfer sizeDMA1SZ0x01E6
DMA channel 1 destination addressDMA1DA0x01E2
DMA channel 1 source addressDMA1SA0x01DE
DMA channel 1 controlDMA1CTL0x01DC
DMA channel 0 transfer sizeDMA0SZ0x01DA
DMA channel 0 destination addressDMA0DA0x01D6
DMA channel 0 source addressDMA0SA0x01D2
DMA channel 0 controlDMA0CTL0x01D0
DMA module interrupt vector wordDMAIV0x0126
DMA module control 1DMACTL10x0124
DMA module control 0DMACTL00x0122
DAC12_1 dataDAC12_1DAT0x01CA
DAC12_1 controlDAC12_1CTL0x01C2
DAC12_0 dataDAC12_0DAT0x01C8
DAC12_0 controlDAC12_0CTL0x01C0
Interrupt-vector-word registerADC12IV0x01A8
Inerrupt-enable registerADC12IE0x01A6
Inerrupt-flag registerADC12IFG0x01A4
Control register 1ADC12CTL10x01A2
Control register 0ADC12CTL00x01A0
Conversion memory 15ADC12MEM150x015E
Conversion memory 14ADC12MEM140x015C
Conversion memory 13ADC12MEM130x015A
Conversion memory 12ADC12MEM120x0158
Conversion memory 11ADC12MEM110x0156
Conversion memory 10ADC12MEM100x0154
Conversion memory 9ADC12MEM90x0152
Conversion memory 8ADC12MEM80x0150
Conversion memory 7ADC12MEM70x014E
Conversion memory 6ADC12MEM60x014C
Conversion memory 5ADC12MEM50x014A
Conversion memory 4ADC12MEM40x0148
Conversion memory 3ADC12MEM30x0146
Conversion memory 2ADC12MEM20x0144
Conversion memory 1ADC12MEM10x0142
Conversion memory 0ADC12MEM00x0140
PERIPHERAL FILE MAP
24
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
ADC12
_
_
http://www.xinpian.net
提供单片机解密、IC解密、芯片解密业务
010-62245566 13810019655
(continued)
Timer_B7
Timer_A3
MSP430x241x, MSP430x261x
MIXED SIGNAL MICROCONTROLLER
SLAS541A -- JUNE 2007 -- REVISED OCTOBER 2007
PERIPHERAL FILE MAP (CONTINUED)
ADC memory-control register15ADC12MCTL15 0x008F
ADC memory-control register14ADC12MCTL14 0x008E
ADC memory-control register13ADC12MCTL13 0x008D
ADC memory-control register12ADC12MCTL12 0x008C
ADC memory-control register11ADC12MCTL11 0x008B
ADC memory-control register10ADC12MCTL10 0x008A
ADC memory-control register9ADC12MCTL90x0089
ADC memory-control register8ADC12MCTL80x0088
ADC memory-control register7ADC12MCTL70x0087
ADC memory-control register6ADC12MCTL60x0086
ADC memory-control register5ADC12MCTL50x0085
ADC memory-control register4ADC12MCTL40x0084
ADC memory-control register3ADC12MCTL30x0083
ADC memory-control register2ADC12MCTL20x0082
ADC memory-control register1ADC12MCTL10x0081
ADC memory-control register0ADC12MCTL00x0080
Capture/compare register 6TBCCR60x019E
Capture/compare register 5TBCCR50x019C
Capture/compare register 4TBCCR40x019A
Capture/compare register 3TBCCR30x0198
Capture/compare register 2TBCCR20x0196
Capture/compare register 1TBCCR10x0194
Capture/compare register 0TBCCR00x0192
Timer_B registerTBR0x0190
Capture/compare control 6TBCCTL60x018E
Capture/compare control 5TBCCTL50x018C
Capture/compare control 4TBCCTL40x018A
Capture/compare control 3TBCCTL30x0188
Capture/compare control 2TBCCTL20x0186
Capture/compare control 1TBCCTL10x0184
Capture/compare control 0TBCCTL00x0182
Timer_B controlTBCTL0x0180
Timer_B interrupt vectorTBIV0x011E
Capture/compare register 2TACCR20x0176
Capture/compare register 1TACCR10x0174
Capture/compare register 0TACCR00x0172
Timer_A registerTAR0x0170
Reserved0x016E
Reserved0x016C
Reserved0x016A
Reserved0x0168
Capture/compare control 2TACCTL20x0166
Capture/compare control 1TACCTL10x0164
Capture/compare control 0TACCTL00x0162
Timer_A controlTAC T L0x0160
Timer_A interrupt vectorTAIV0x012E
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
25
MSP430x241x, MSP430x261x
/
/
http://www.xinpian.net
提供单片机解密、IC解密、芯片解密业务
010-62245566 13810019655
MIXED SIGNAL MICROCONTROLLER
SLAS541A -- JUNE 2007 -- REVISED OCTOBER 2007
PERIPHERAL FILE MAP (CONTINUED)
Hardware
Multiplier
Flash
WatchdogWatchdog Timer controlWDTCTL0x0120
USCI A0/B0
USCI A1/B1
Sum extendSUMEXT0x013E
Result high wordRESHI0x013C
Result low wordRESLO0x013A
Second operandOP20x0138
Multiply signed +accumulate/operand1MACS0x0136
Multiply+accumulate/operand1MAC0x0134
Multiply signed/operand1MPYS0x0132
Multiply unsigned/operand1MPY0x0130
Flash control 4FCTL40x01BE
Flash control 3FCTL30x012C
Flash control 2FCTL20x012A
Flash control 1FCTL10x0128
USCI A0 auto baud rate controlUCA0ABCTL0x005D
USCI A0 transmit bufferUCA0TXBUF0x0067
USCI A0 receive bufferUCA0RXBUF0x0066
USCI A0 statusUCA0STAT0x0065
USCI A0 modulation controlUCA0MCTL0x0064
USCI A0 baud rate control 1UCA0BR10x0063
USCI A0 baud rate control 0UCA0BR00x0062
USCI A0 control 1UCA0CTL10x0061
USCI A0 control 0UCA0CTL00x0060
USCI A0 IrDA receive controlUCA0IRRCTL0x005F
USCI A0 IrDA transmit controlUCA0IRTCLT0x005E
USCI B0 transmit bufferUCB0TXBUF0x006F
USCI B0 receive bufferUCB0RXBUF0x006E
USCI B0 statusUCB0STAT0x006D
USCI B0 I2C Interrupt enableUCB0CIE0x006C
USCI B0 baud rate control 1UCB0BR10x006B
USCI B0 baud rate control 0UCB0BR00x006A
USCI B0 control 1UCB0CTL10x0069
USCI B0 control 0UCB0CTL00x0068
USCI B0 I2C slave addressUCB0SA0x011A
USCI B0 I2C own addressUCB0OA0x0118
USCI A1 auto baud rate controlUCA1ABCTL0x00CD
USCI A1 transmit bufferUCA1TXBUF0x00D7
USCI A1 receive bufferUCA1RXBUF0x00D6
USCI A1 statusUCA1STAT0x00D5
USCI A1 modulation controlUCA1MCTL0x00D4
USCI A1 baud rate control 1UCA1BR10x00D3
USCI A1 baud rate control 0UCA1BR00x00D2
USCI A1 control 1UCA1CTL10x00D1
USCI A1 control 0UCA1CTL00x00D0
USCI A1 IrDA receive controlUCA1IRRCTL0x00CF
USCI A1 IrDA transmit controlUCA1IRTCLT0x00CE
26
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
MSP430x241x, MSP430x261x
/
p
_
http://www.xinpian.net
提供单片机解密、IC解密、芯片解密业务
010-62245566 13810019655
MIXED SIGNAL MICROCONTROLLER
SLAS541A -- JUNE 2007 -- REVISED OCTOBER 2007
PERIPHERAL FILE MAP (CONTINUED)
USCI A1/B1
(continued)
Comparator_A+
Basic Clock
Brownout, SVSSVS control register (reset by brownout signal) SVSCTL0x0055
†
Port PA
†
Port P8
†
Port P7
Port P6
Port P5
†
80-pin devices only
USCI B1 transmit bufferUCB1TXBUF0x00DF
USCI B1 receive bufferUCB1RXBUF0x00DE
USCI B1 statusUCB1STAT0x00DD
USCI B1 I2C Interrupt enableUCB1CIE0x00DC
USCI B1 baud rate control 1UCB1BR10x00DB
USCI B1 baud rate control 0UCB1BR00x00DA
USCI B1 control 1UCB1CTL10x00D9
USCI B1 control 0UCB1CTL00x00D8
USCI B1 I2C slave addressUCB1SA0x017E
USCI B1 I2C own addressUCB1OA0x017C
USCI A1/B1 interrupt enableUC1IE0x0006
USCI A1/B1 interrupt flagUC1IFG0x0007
Comparator_A port disableCAPD0x005B
Comparator_A control2CACTL20x005A
Comparator_A control1CACTL10x0059
Basic clock system control3BCSCTL30x0053
Basic clock system control2BCSCTL20x0058
Basic clock system control1BCSCTL10x0057
DCO clock frequency controlDCOCTL0x0056
Port PA resistor enablePAREN0x0014
Port PA selectionPASEL0x003E
Port PA directionPAD I R0x003C
Port PA outputPAO U T0x003A
Port PA inputPAI N0x0038
Port P8 resistor enableP8REN0x0015
Port P8 selectionP8SEL0x003F
Port P8 directionP8DIR0x003D
Port P8 outputP8OUT0x003B
Port P8 inputP8IN0x0039
Port P7 resistor enableP7REN0x0014
Port P7 selectionP7SEL0x003E
Port P7 directionP7DIR0x003C
Port P7 outputP7OUT0x003A
Port P7 inputP7IN0x0038
Port P6 resistor enableP6REN0x0013
Port P6 selectionP6SEL0x0037
Port P6 directionP6DIR0x0036
Port P6 outputP6OUT0x0035
Port P6 inputP6IN0x0034
Port P5 resistor enableP5REN0x0012
Port P5 selectionP5SEL0x0033
Port P5 directionP5DIR0x0032
Port P5 outputP5OUT0x0031
Port P5 inputP5IN0x0030
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
27
MSP430x241x, MSP430x261x
p
http://www.xinpian.net
提供单片机解密、IC解密、芯片解密业务
010-62245566 13810019655
MIXED SIGNAL MICROCONTROLLER
SLAS541A -- JUNE 2007 -- REVISED OCTOBER 2007
PERIPHERAL FILE MAP (CONTINUED)
Port P4
Port P3
Port P2
Port P1
Special Functions
Port P4 selectionP4SEL0x001F
Port P4 resistor enableP4REN0x0011
Port P4 directionP4DIR0x001E
Port P4 outputP4OUT0x001D
Port P4 inputP4IN0x001C
Port P3 resistor enableP3REN0x0010
Port P3 selectionP3SEL0x001B
Port P3 directionP3DIR0x001A
Port P3 outputP3OUT0x0019
Port P3 inputP3IN0x0018
Port P2 resistor enableP2REN0x002F
Port P2 selectionP2SEL0x002E
Port P2 interrupt enableP2IE0x002D
Port P2 interrupt -edge selectP2IES0x002C
Port P2 interrupt flagP2IFG0x002B
Port P2 directionP2DIR0x002A
Port P2 outputP2OUT0x0029
Port P2 inputP2IN0x0028
Port P1 resistor enableP1REN0x0027
Port P1 selectionP1SEL0x0026
Port P1 interrupt enableP1IE0x0025
Port P1 interrupt -edge selectP1IES0x0024
Port P1 interrupt flagP1IFG0x0023
Port P1 directionP1DIR0x0022
Port P1 outputP1OUT0x0021
Port P1 inputP1IN0x0020
SFR interrupt flag2IFG20x0003
SFR interrupt flag1IFG10x0002
SFR interrupt enable2IE20x0001
SFR interrupt enable1IE10x0000
28
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
MSP430x241x, MSP430x261x
http://www.xinpian.net
提供单片机解密、IC解密、芯片解密业务
010-62245566 13810019655
MIXED SIGNAL MICROCONTROLLER
SLAS541A -- JUNE 2007 -- REVISED OCTOBER 2007
absolute maximum ratings (see Note 1)
Voltage applied at VCCto V
SS
Voltage applied to any pin (see Note 2)--0.3 V to V
Diode current at any device terminal .±2mA......................................................
Storage temperature: Unprogrammed device (see Note 3)--55°C to 150°C..........................
Programmed device (see Note 3)--40°C to 105°C.............................
NOTES: 1. Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress
ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended
operating conditions” is not implied. Expos ure to absolute-maximum-rated conditions for extended periods may affect device
reliability.
2. All voltages referenced to VSS. The JTAG fuse-blow voltage, VFB, is allowed to exceed the absolute maximum rating. The v oltage
is applied to the TDI/TCLK pin when blowing the JTAG fuse.
3. Higher temperature may be applied during board soldering process according to the current JEDEC J-STD-020 specification, with
peak reflow temperatures not higher than classified on the device label on the shipping boxes or reels.
recommended operating conditions
PARAMETERMINMAXUNIT
Supply voltage during program execution, V
Supply voltage during flash memory programming, V
Supply voltage, V
Operatingfree-air temperature, T
Processor frequency f
(see Notes 2 and 3 and Figure 1)
NOTES: 1. It is recommended to power AVCCand DVCCfrom the s ame source. A maximum difference of 0.3 V between AVCCand DVCCcan
2. The MSP430 CPU is clocked directly with MCLK.
3. Modules might have a different maximum input clock specification. See the specification of the respective module in this data sheet.
SS
A
SYSYTEM
be tolerated during power-up.
Both the high and low phase of MCLK must not exceed the pulse width of the specified maximum frequency.
(maximum MCLK frequency)
CC
CC
AVCC=DVCC=VCC(see Note 1)1.83.6V
AVCC=DVCC=VCC(see Note 1)2.23.6V
AVSS=DVSS=V
I version-- 4 085
T v ersion-- 4 0105
VCC=1.8V,
Duty cycle = 50% ± 10%
VCC=2.7V,
Duty cycle = 50% ± 10%
VCC≥ 3.3 V,
Duty cycle = 50% ± 10%
SS
--0.3 V to 4.1 V......................................................
+0.3V.......................................
CC
0.00.0V
dc4.15
dc12
dc16
MHz
°C
16 MHz
12 MHz
7.5 MHz
System Frequency -- MHz
4.15 MHz
1.8 V2.2 V2.7 V3.3 V 3.6 V
NOTE: Minimum processor frequency is defined by system clock. Flash program or erase operations require a minimum VCCof 2.2 V.
Supply Voltage -- V
Legend:
Supply voltage range
during flash memory
programming
Supply voltage range
during program execution
Figure 1. Operating Area
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
29
MSP430x241x, MSP430x261x
A
(
AM)
f
3
2,768
H
V
Activemode(AM
)
A
A
_
V
A
(
AM)
f
3
2,768
H
V
Activemode(AM
)
A
A
_
V
f
,
A
(
AM)
f
A
CLK
=32,768Hz/8=4,096Hz
g
V
Activemode(AM
)
Programexecutesinflas
h
ADIVMxDIVSxDIVAx11,
V
A
(
AM)
f
f
V
Activemode(AM
)
Programexecutesinflas
h
A
V
http://www.xinpian.net
提供单片机解密、IC解密、芯片解密业务
010-62245566 13810019655
MIXED SIGNAL MICROCONTROLLER
SLAS541A -- JUNE 2007 -- REVISED OCTOBER 2007
electrical characteristics over recommended ranges of supply voltage and operating free-air
temperature (unless otherwise noted)
active mode supply current into VCCexcluding external current (see Notes 1 and 2)
PARAMETERTEST CONDITIONST
f
DCO=fMCLK=fSMCLK
=
ACLK
I
AM, 1MHz
I
AM, 1MHz
I
AM, 4kHz
I
AM,100kHz
NOTES: 1. All inputs are tied to 0 V or VCC. Outputs do not source or sink any current.
ctive mode
current (1 MHz)
ctive mode
current (1 MHz)
ctive mode
current (4 kHz)
ctive mode
current (100 kHz)
2. The currents are characterized with a micro crystal CC4V-T1A SMD crystal with a load capacitance of 9 pF. The internal and external
load capacitance is chosen to closely match the required 9 pF.
Program executes from flash,
BCSCTL1 = C
DCOCTL = CALDCO_1MHZ,
CPUOFF = 0, SCG0 = 0, SCG1 = 0,
OSCOFF = 0
f
DCO=fMCLK=fSMCLK
=
ACLK
Program executes in RAM,
BCSCTL1 = C
DCOCTL = CALDCO_1MHZ,
CPUOFF = 0, SCG0 = 0, SCG1 = 0,
OSCOFF = 0
NOTES: 1. All inputs are tied to 0 V or VCC. Outputs do not source or sink any current.
2. The currents are characterized with a micro crystal CC4V-T1A SMD crystal with a load capacitance of 9 pF. The internal and external
load capacitance is chosen to closely match the required 9 pF.
3. Current for Brownout and WDT+ is included. The WDT+ is clocked by SMCLK.
4. Current for Brownout and WDT+ is included. The WDT+ is clocked by ACLK.
A
105_C
105_C
105_C
105_C
105_C
105_C
-- 4 0 °C0.81.2
25°C
85°C
105°C1424
-- 4 0 °C0.91.3
25°C
85°C
105°C1730
-- 4 0 °C0.41.0
25°C
85°C
105°C1424
-- 4 0 °C0.61.2
25°C
85°C
105°C16.529.5
VCCMINTYPMAX UNIT
6883
2.2
8398
μ
87105
3
100125
2.2
3
2.2
3
2.2
3749
5062
4055
5773
2333
3546
2536
4055
11.3
4.67
μ
μ
μ
3
2.2
1.11.5
5.58
0.51.0
4.36.5
μ
3
0.61.2
57.5
32
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
MSP430x241x, MSP430x261x
L
(
f
f
f
0MH
f
(LPM4)current
f
ACL
K
=0H
z
A
L
(
f
f
f
0MH
f
(LPM4)current
f
ACL
K
=0H
z
A
http://www.xinpian.net
提供单片机解密、IC解密、芯片解密业务
010-62245566 13810019655
MIXED SIGNAL MICROCONTROLLER
SLAS541A -- JUNE 2007 -- REVISED OCTOBER 2007
electrical characteristics over recommended ranges of supply voltage and operating free-air
temperature (unless otherwise noted)
low-power mode supply current into VCCexcluding external current (see Notes 1 and 2) (continued)
PARAMETERTEST CONDITIONST
ow-power mode4
I
LPM4
I
LPM4
NOTES: 1. All inputs are tied to 0 V or VCC. Outputs do not source or sink any current.
LPM4)current,
seeNote3
ow-power mode4
LPM4)current,
seeNote3
2. The currents are characterized with a micro crystal CC4V--T1A SMD crystal with a load capacitance of 9 pf. The internal and external
load capacitance is chosen to closely match the required 9 pf.
3. Current for Brownout included.
,
,
=
MCLK
=0Hz,
=
MCLK
=0Hz,
=
,
=
,
DCO
CPUOFF = 1, SCG0 = 1, SCG1 = 1,
OSCOFF = 1
DCO
CPUOFF = 1, SCG0 = 1, SCG1 = 1,
OSCOFF = 1
SMCLK
SMCLK
=
z,
=
z,
typical characteristics -- LPM4 current
A
-- 4 0 °C0.10.5
25°C
85°C
105°C1323
-- 4 0 °C0.20.5
25°C
85°C
105°C1424
VCCMINTYPMAX UNIT
2.2 V
3V
0.10.5
46
0.20.5
4.77
μ
μ
16.0
15.0
14.0
13.0
12.0
11.0
10.0
9.0
8.0
7.0
6.0
5.0
4.0
ILPM4 -- Low-- power mode current -- uA
ILPM4 -- Low-- power mode current --
3.0
2.0
1.0
0.0
Figure 4. I
Vcc = 3.6V
Vcc = 3.0V
Vcc = 2.2V
Vcc = 1.8V
--40.0 --20.0 0.0 20.0 40.0 60.0 80.0 100.0 120.0
TA-- Temperature -- °C
TA-- Temperature -- °C
-- LPM4 Current vs Temperature
LPM4
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
33
MSP430x241x, MSP430x261x
V
IT+
Positivegoinginputthresholdvoltag
e
V
V
I
T
Negativegoinginputthresholdvoltag
e
V
V
http://www.xinpian.net
提供单片机解密、IC解密、芯片解密业务
010-62245566 13810019655
MIXED SIGNAL MICROCONTROLLER
SLAS541A -- JUNE 2007 -- REVISED OCTOBER 2007
Schmitt-trigger inputs -- ports P1 through P8, RST/NMI, JTAG, XIN, and XT2IN (see Note 4)
PARAMETERTEST CONDITIONSVCCMINTYPMAXUNIT
0.45 V
CC
V
Positive-going input threshold voltage
IT+
2.2 V1.01.65
3V1.352.25
0.25 V
CC
V
Negative-going input threshold voltage
IT--
--
2.2 V0.551.2
3V0.751.65
V
Input voltage hysteresis (V
hys
R
Pullup/pulldown resistor
Pull
C
Input capacitanceVIN=VSSor V
I
IT+
-- V
IT--
)
Pullup: VIN=VSS,
Pulldown: VIN=V
CC
CC
2.2 V0.21.0
3V0.31.0
203550kΩ
NOTE 4: XIN and XT2IN in bypass mode only.
inputs -- ports P1 and P2
PARAMETERTEST CONDITIONSVCCMINMAXUNIT
t
External interrupt timing
int
NOTE: The external signal sets the interrupt flag every time the minimum t
than t
(int)
.
Port P1, P2: P1.x to P2.x, external trigger pulse width to
set the interrupt flag (see Note)
parameters are met. It may be set even with trigger signals shorter
(int)
2.2 V/3 V20ns
leakage current -- ports P1 through P8 (see Note 1 and 2)
PARAMETERTEST CONDITIONSVCCMINMAXUNIT
I
lkg (Px.x)
NOTES: 1. The leakage current is measured with VSSor VCCapplied to the corresponding pin(s), unless otherwise noted.
High-impedance leakage currentsee Notes 1 and 22.2 V/3 V±50nA
2. The leakage of digital port pins is measured individually. The port pin is selected for input and the pull--up/pull--down resistor is
disabled..
0.75 V
0.55 V
5pF
CC
V
CC
V
34
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
MSP430x241x, MSP430x261x
V
V
V
V
f
Portoutputfrequency
P1.4/SMCLK,
CL20pF,
RL1
k
Ω
f
P2.0/ACLK/CA2,P1.4/SMCLK,
CL20p
F
%
Dutycycleofoutput
q
y
http://www.xinpian.net
提供单片机解密、IC解密、芯片解密业务
010-62245566 13810019655
MIXED SIGNAL MICROCONTROLLER
SLAS541A -- JUNE 2007 -- REVISED OCTOBER 2007
electrical characteristics over recommended ranges of supply voltage and operating free-air
temperature (unless otherwise noted) (continued)
standard inputs -- RST/NMI
PARAMETERTEST CONDITIONSVCCMINMAXUNIT
V
V
outputs -- ports P1 through P8
V
V
NOTES: 1. The maximum total current, I
Low-level input voltage2.2 V/3 VVSSVSS+0.6V
IL
High-level input voltage2.2 V/3 V0.8×V
IH
CC
PARAMETERTEST CONDITIONSVCCMINMAXUNIT
OH
OL
High-level output voltage
Low-level output voltage
OH(max)
I
I
I
I
I
I
I
I
and I
= --1.5 mA (see Note 2)
OH(max)
= --6 mA (see Note 2)
OH(max)
= --1.5 mA (see Note 2)
OH(max)
= --6 mA (see Note 2)
OH(max)
= 1.5 mA (see Note 2)
OL(max)
= 6 mA (see Note 2)
OL(max)
= 1.5 mA (see Note 2)
OL(max)
= 6 mA (see Note 2)
OL(max)
for all outputs combined, should not exceed ±12 mA to satisfy the maximum
OL(max),
VCC--0.25V
2.2 V
VCC--0.25V
3
2.2 V
3
VCC-- 0 . 6V
VCC-- 0 . 6V
VSSVSS+0.25
V
SSVSS
VSSVSS+0.25
V
SSVSS
voltage drop specified.
2. The maximum total current, I
OH(max)
and I
for all outputs combined, should not exceed ±48 mA to satisfy the maximum
OL(max),
voltage drop specified.
V
CC
CC
CC
CC
CC
+0.6
+0.6
V
output frequency -- ports P1 through P8
PARAMETERTEST CONDITIONSVCCMINTYPMAXUNIT
Px.y
Port_CLK
with load
Clock outputfrequency
(see Notes 1 and 2)
P2.0/ACLK/CA2, P1.4/SMCLK, CL=20pF
(see Note 2)
P5.6/ACLK, CL= 20 pF, LF mode305070
P5.6/ACLK, CL=20pF,XT1mode405060
Port output frequencyP1.4/SMCLK, CL=20pF,RL=1kΩ
t
(Xdc)
Duty cycle of output
frequency
P5.4/MCLK, C
P5.4/MCLK, C
=20pF,XT1mode4060
L
= 20 pF, DCO50% -- 15 ns50% 50% + 15 ns
L
P1.4/SMCLK, CL=20pF,XT2mode4060%
P1.4/SMCLK, CL= 20 pF, DCO50% -- 15 ns50% + 15 ns
NOTES: 1. A resistive divider with 2 times 0.5 kΩ between VCCand VSSis used as load. The output is connected to the center tap of the divider.
2. The output voltage reaches at least 10% and 90% V
at the specified toggle frequency.
CC
2.2 VDC10
3.0 VDC12
2.2 VDC12
3.3 VDC16
MHz
MHz
%
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
35
MSP430x241x, MSP430x261x
A
A
http://www.xinpian.net
提供单片机解密、IC解密、芯片解密业务
010-62245566 13810019655
MIXED SIGNAL MICROCONTROLLER
SLAS541A -- JUNE 2007 -- REVISED OCTOBER 2007
electrical characteristics over recommended ranges of supply voltage and operating free-air
temperature (unless otherwise noted) (continued)
typical characteristics -- outputs
TYPICALLOW-LEVEL OUTPUT CURRENT
vs
LOW-LEVEL OUTPUT VOLTAGE
of one pin
25.0
VCC=2.2V
P4.5
20.0
15.0
10.0
5.0
OL
I-- Typical Low-Level Output Current -- m
0.0
0.00.51.01.52.02.5
VOL-- Low-Level Output Voltage -- V
TA=25°C
TA=85°C
Figure 5
TYPICAL HIGH-LEVEL OUTPUT CURRENT
vs
HIGH-LEVEL OUTPUT VOLTAGE
of one pin
0.0
VCC=2.2V
P4.5
-- 5 . 0
TYPICALLOW-LEVEL OUTPUT CURRENT
vs
LOW-LEVEL OUTPUT VOLTAGE
of one pin
50.0
VCC=3V
P4.5
40.0
30.0
20.0
10.0
OL
I-- Typical Low-Level Output Current -- mA
0.0
0.00.51.01.52.02.53.03.5
VOL-- Low-Level Output Voltage -- V
Figure 6
TYPICAL HIGH-LEVEL OUTPUT CURRENT
vs
HIGH-LEVEL OUTPUT VOLTAGE
of one pin
0.0
VCC=3V
P4.5
--10.0
TA=25°C
TA=85°C
--10.0
--15.0
TA=85°C
TA=25°C
0.00.51.01.52.02.5
VOH-- High-Level Output Voltage -- V
OH
I-- Typical High-Level Output Current -- m
--20.0
--25.0
Figure 7
36
--20.0
--30.0
TA=85°C
--40.0
OH
I-- Typical High-Level Output Current -- mA
--50.0
0.00.51.01.52.02.53.03.5
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
TA=25°C
VOH-- High-Level Output Voltage -- V
Figure 8
MSP430x241x, MSP430x261x
http://www.xinpian.net
提供单片机解密、IC解密、芯片解密业务
010-62245566 13810019655
MIXED SIGNAL MICROCONTROLLER
SLAS541A -- JUNE 2007 -- REVISED OCTOBER 2007
electrical characteristics over recommended ranges of supply voltage and operating free-air
temperature (unless otherwise noted) (continued)
POR/brownout reset (BOR) (see Notes 1 and 2)
PARAMETERTEST CONDITIONSVCCMINTYPMAXUNIT
V
CC(start)
V
(B_IT--)
V
hys(B_IT--)VCC
t
d(BOR)
t
reset
NOTES: 1. The current consumption of the brownout module is i ncluded in the ICCcurrent consumption data. The voltage level
Since the PCB adds additional capacitance, it is recommended to verify the correct load by measuring the ACLK frequency. For a
correct setup, the effective load capacitance should always match the specification of the used crystal.
2. Measured with logic level input frequency but also applies to operation with crystals.
3. Frequencies below the MIN specification will set the fault flag, frequencies above the MAX specification will not set the fault flag.
Frequencies in between might set the flag.
4. To improve EMI on the LFXT1 oscillator the following guidelines should be observed.
XTS = 0, LFXT1Sx = 0 or 11.8 V to 3.6 V32,768Hz
XTS = 0, LFXT1Sx = 3, XCAPx = 01.8 V to 3.6 V10,00032,76850,000Hz
XTS = 0, LFXT1Sx = 0,
f
LFXT1,LF
C
XTS = 0, LFXT1Sx = 0;
f
LFXT1,LF
XTS = 0, XCAPx = 01
XTS = 0, XCAPx = 15.5
XTS = 0, XCAPx = 28.5
XTS = 0, XCAPx = 311
XTS = 0, Measured at P1.4/ACLK,
f
LFXT1,LF
XTS = 0, LFXT1Sx = 3, XCAPx = 0
(see Note 2)
L,eff
=6pF
= 32,768 kHz,
= 32,768 kHz, C
= 32,768 Hz
L,eff
=12pF
500
kΩ
200
pF
2.2 V/3 V305070%
2.2 V/3 V1010,000Hz
-- Keep as short of a trace as possible between the device and the crystal.
-- Design a good ground plane around the oscillator pins.
-- Prevent crosstalk from other clock or data lines into oscillator pins XIN and XOUT.
-- Avoid running PCB traces underneath or adjacent to the XIN and XOUT pins.
-- Use assembly materials and praxis to avoid any parasitic load on the oscillator XIN and XOUT pins.
-- If conformal coating is used, ensure that it does not induce capacitive/resistive leakage between the oscillator pins.
-- Do not route the XOUT line to the JTAG header to support the serial programming adapter as shown in other
documentation. This signal is no longer required for the serial programming adapter.
5. Applies only if using an external logic-level clock source. Not applicable when using a crystal or resonator.
48
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
MSP430x241x, MSP430x261x
f
V
/3V
http://www.xinpian.net
提供单片机解密、IC解密、芯片解密业务
010-62245566 13810019655
MIXED SIGNAL MICROCONTROLLER
SLAS541A -- JUNE 2007 -- REVISED OCTOBER 2007
electrical characteristics over recommended ranges of supply voltage and operating free-air
temperature (unless otherwise noted) (continued)
internal very low power, low frequency oscillator (VLO)
PARAMETERTEST CONDITIONST
VLO
df
/dT
VLO
df
/dV
VLO
NOTES: 1. Calculated using the box method:
VLOfrequency
VLO frequency
temperature drift
VLO frequency supply
CC
voltage drift
I version: (MAX(--40_Cto85_C) -- MIN(--40_Cto85_C))/MIN(--40_Cto85_C)/(85_C--(--40_C))
T v ersion: (MAX(--40_C to 105_C) -- MIN(--40_C to 105_C))/MIN(--40_C to 105_C)/(105_C -- (--40_C))
2. Calculated using the box method: (MAX(1.8 V to 3.6V) -- MIN(1.8V to 3.6V))/MIN(1.8 V to 3.6V)/(3.6 V -- 1.8 V)
SeeNoteNOTAG12.2 V/3 V0.5%/°C
SeeNote225°C1.8V -- 3.6V4%/V
A
-- 4 0 °Cto85°C
105°C
VCCMINTYPMAX UNIT
2.2
41220
22
kHz
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
49
MSP430x241x, MSP430x261x
f
LFXT1,HF2
H
Fmode2XTS1,LFXT1Sx2,XCAPx0
MHz
LFXT1oscillatorlogiclevel
f
LFXT1,H
F,logic
squarewaveinputfrequency,
XTS1,LFXT1Sx3,XCAPx
0
MHz
(seeFigure23andFigure24
)
http://www.xinpian.net
提供单片机解密、IC解密、芯片解密业务
010-62245566 13810019655
MIXED SIGNAL MICROCONTROLLER
SLAS541A -- JUNE 2007 -- REVISED OCTOBER 2007
electrical characteristics over recommended ranges of supply voltage and operating free-air
temperature (unless otherwise noted) (continued)
crystal oscillator, LFXT1, high frequency modes (see Note 5)
PARAMETERTEST CONDITIONSVCCMINTYPMAX UNIT
f
LFXT1,HF0
f
LFXT1,HF1
f
LFXT1,HF2
f
LFXT1,HF,logic
OA
HF
C
L,eff
Duty cycleHF mode
f
Fault,HF
NOTES: 1. Includes parasitic bond and package capacitance (approximately 2 pF per pin).
LFXT1 oscillator crystal frequency,
HF mode 0
LFXT1 oscillator crystal frequency,
HF mode 1
LFXT1 oscillator crystal frequency,
square-wave input frequency,
HF mode
Oscillation allowance for HF
crystals
(see Figure 23 and Figure 24)
Integrated effective load
capacitance, HF mode
(see Note 1)
Oscillator fault frequency, HF mode
(see Note 4)
Since the PCB adds additional capacitance it is recommended to verify the correct load by measuring the ACLK frequency. For a
correct setup the effective load capacitance should always match the specification of the used crystal.
2. Requires external capacitors at both terminals. Values are specified by crystal manufacturers.
3. Measured with logic level input frequency but also applies to operation with crystals.
4. Frequencies below the MIN specification will set the fault flag, frequencies above the MAX specification will not set the fault flag.
Frequencies in between might set the flag.
5. To improve EMI on the LFXT1 oscillator the following guidelines should be observed.
XTS = 1, LFXT1Sx = 0, XCAPx = 0 1.8 V to 3.6 V0.41MHz
XTS = 1, LFXT1Sx = 1, XCAPx = 0 1.8 V to 3.6 V14MHz
1.8 V to 3.6 V210
XTS = 1, LFXT1Sx = 2, XCAPx = 0
XTS = 1, LFXT1Sx = 3, XCAPx = 0
XTS = 1, XCAPx = 0,
LFXT1Sx = 0, f
C
=15pF
L,eff
XTS = 1, XCAPx = 0,
LFXT1Sx = 1, f
C
=15pF
L,eff
XTS = 1, XCAPx = 0,
LFXT1Sx = 2, f
C
=15pF
L,eff
XTS = 1, XCAPx = 0 (see Note 2)1pF
XTS = 1, XCAPx = 0,
Measured at P1.4/ACLK,
f
LFXT1,HF
XTS = 1, XCAPx = 0,
Measured at P1.4/ACLK,
f
LFXT1,HF
XTS = 1, LFXT1Sx = 3, XCAPx = 0
(see Note 3)
LFXT1,HF
LFXT1,HF
LFXT1,HF
=10MHz
=16MHz
=1MHz,
=4MHz,
=16MHz,
2.2 V to 3.6 V212
3Vto3.6V216
1.8 V to 3.6 V0.410
2.2 V to 3.6 V0.412
3Vto3.6V0.416
2700
800
300
2.2 V/3 V405060
2.2 V/3 V405060
2.2 V/3 V30300kHz
MHz
MHz
Ω
%
-- Keep the trace between the device and the crystal as short as possible.
-- Design a good ground plane around the oscillator pins.
-- Prevent crosstalk from other clock or data lines into oscillator pins XIN and XOUT.
-- Avoid running PCB traces underneath or adjacent to the XIN and XOUT pins.
-- Use assembly materials and praxis to avoid any parasitic load on the oscillator XIN and XOUT pins.
-- If conformal coating is used, ensure that it does not induce capacitive/resistive leakage between the oscillator pins.
-- Do not route the XOUT line to the JTAG header to support the serial programming adapter as shown in other
documentation. This signal is no longer required for the serial programming adapter.
50
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
MSP430x241x, MSP430x261x
http://www.xinpian.net
提供单片机解密、IC解密、芯片解密业务
010-62245566 13810019655
MIXED SIGNAL MICROCONTROLLER
SLAS541A -- JUNE 2007 -- REVISED OCTOBER 2007
electrical characteristics over recommended ranges of supply voltage and operating free-air
temperature (unless otherwise noted) (continued)
Figure 23. Oscillation Allowance vs Crystal Frequency, C
1500.0
1400.0
XT Oscillator Supply Current -- uA
1300.0
1200.0
1100.0
1000.0
900.0
800.0
700.0
600.0
500.0
400.0
300.0
200.0
100.0
0.0
0.04.08.012.016.020.0
LFXT1Sx = 2
LFXT1Sx = 1
Crystal Frequency -- MHz
LFXT1Sx = 3
=15pF,TA=25°C
L,eff
Figure 24. XT Oscillator Supply Current vs Crystal Frequency, C
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
=15pF,TA=25°C
L,eff
51
MSP430x241x, MSP430x261x
X
f
XT2
2XT2Sx2
MHz
X
f
XT2
t
f
XT2Sx
3
MHz
(seeFigure23andFigure24
)
V
/3V
http://www.xinpian.net
提供单片机解密、IC解密、芯片解密业务
010-62245566 13810019655
MIXED SIGNAL MICROCONTROLLER
SLAS541A -- JUNE 2007 -- REVISED OCTOBER 2007
electrical characteristics over recommended ranges of supply voltage and operating free-air
temperature (unless otherwise noted) (continued)
crystal oscillator, XT2 (see Note 5)
PARAMETERTEST CONDITIONSVCCMINTYPMAX UNIT
f
XT2
f
XT2
f
T2
f
T2
OA
C
L,eff
Duty cycle
f
Fault
NOTES: 1. Includes parasitic bond and package capacitance (approximately 2 pF per pin).
XT2 oscillator crystal frequency,
mode 0
XT2 oscillator crystal frequency,
mode 1
XT2 oscillator crystal frequency,
mode
XT2 oscillator logic level
-
square-waveinpu
Oscillation allowance
(see Figure 23 and Figure 24)
Integrated effective load
capacitance, HF mode
(see Note 1)
Oscillator fault frequency, HF mode
(see Note 4)
Since the PCB adds additional capacitance, it is recommended to verify the correct load by measuring the ACLK frequency. For a
correct setup, the effective load capacitance should always match the specification of the used crystal.
2. Requires external capacitors at both terminals. Values are specified by crystal manufacturers.
3. Measured with logic level input frequency but also applies to operation with crystals.
4. Frequencies below the MIN specification will set the fault flag, frequencies above the MAX specification will not set the fault flag.
Frequencies in between might set the flag.
5. To improve EMI on the LFXT1 oscillator the following guidelines should be observed.
requency
XT2Sx = 01.8 V to 3.6 V0.41MHz
XT2Sx = 11.8 V to 3.6 V14 MHz
1.8 V to 3.6 V210
XT2Sx = 2
XT2Sx = 3
XT2Sx = 0, f
C
=15pF
L,eff
XT2Sx = 1, f
C
=15pF
L,eff
XT2Sx = 2, f
C
=15pF
L,eff
SeeNote21pF
Measured at P1.4/SMCLK,
f
=10MHz
XT2
Measured at P1.4/SMCLK,
f
=16MHz
XT2
XT2Sx = 3, (see Note 3)2.2 V/3 V30300kHz
=1MHz,
XT2
=4MHz,
XT2
XT1,HF
=16MHz,
2.2 V to 3.6 V212
3Vto3.6V216
1.8 V to 3.6 V0.410
2.2 V to 3.6 V0.412
3Vto3.6V0.416
2700
800
300
405060
2.2
405060
MHz
MHz
Ω
%
-- Keep the trace between the device and the crystal as short as possible.
-- Design a good ground plane around the oscillator pins.
-- Prevent crosstalk from other clock or data lines into oscillator pins XIN and XOUT.
-- Avoid running PCB traces underneath or adjacent to the XIN and XOUT pins.
-- Use assembly materials and praxis to avoid any parasitic load on the oscillator XIN and XOUT pins.
-- If conformal coating is used, ensure that it does not induce capacitive/resistive leakage between the oscillator pins.
-- Do not route the XOUT line to the JTAG header to support the serial programming adapter as shown in other
documentation. This signal is no longer required for the serial programming adapter.
52
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
MSP430x241x, MSP430x261x
http://www.xinpian.net
提供单片机解密、IC解密、芯片解密业务
010-62245566 13810019655
MIXED SIGNAL MICROCONTROLLER
SLAS541A -- JUNE 2007 -- REVISED OCTOBER 2007
electrical characteristics over recommended ranges of supply voltage and operating free-air
temperature (unless otherwise noted) (continued)
typical characteristics -- XT2 oscillator
100000.00
10000.00
1000.00
XT2Sx = 3
100.00
Oscillation Allowance -- Ohms
XT2Sx = 1
XT2Sx = 2
10.00
0.101.0010.00100.00
Crystal Frequency -- MHz
Figure 25. Oscillation Allowance vs Crystal Frequency, C
1600.0
1500.0
1400.0
1300.0
1200.0
1100.0
1000.0
XT Oscillator Supply Current -- uA
900.0
800.0
700.0
600.0
500.0
400.0
300.0
200.0
100.0
0.0
0.04.08.012.016.020.0
XT2Sx = 2
XT2Sx = 1
Crystal Frequency -- MHz
XT2Sx = 3
=15pF,TA=25°C
L,eff
Figure 26. XT2 Oscillator Supply Current vs Crystal Frequency, C
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
=15pF,TA=25°C
L,eff
53
MSP430x241x, MSP430x261x
f
_
A
x
f
x
http://www.xinpian.net
提供单片机解密、IC解密、芯片解密业务
010-62245566 13810019655
MIXED SIGNAL MICROCONTROLLER
SLAS541A -- JUNE 2007 -- REVISED OCTOBER 2007
electrical characteristics over recommended ranges of supply voltage and operating free-air
temperature (unless otherwise noted) (continued)
Timer_A
PARAMETERTEST CONDITIONSVCCMINMAX UNIT
TA
t
TA, cap
Timer_B
TB
t
TB,cap
Timer
Timer_A, capture timingTA0 , TA1, TA 22.2 V/3 V20ns
Timer_Bclockfrequency
Timer_B, capture timingTB0, TB1, TB22.2 V/3 V20ns
clockfrequency
PARAMETERTEST CONDITIONSVCCMINMAX UNIT
Internal: SMCLK, ACLK,
E
ternal: TACLK, INCLK,
Duty cycle = 50% ±10%
Internal: SMCLK, ACLK,
E
ternal: TBCLK,
Duty cycle = 50% ±10%
2.2 V10
MHz
3.3 V16
2.2 V10
MHz
3.3 V16
54
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
MSP430x241x, MSP430x261x
UARTreceivedeglitchtime
UCLKedgetoSIMOvalid
;
UCLKedgetoSOMIvalid
;
http://www.xinpian.net
提供单片机解密、IC解密、芯片解密业务
010-62245566 13810019655
MIXED SIGNAL MICROCONTROLLER
SLAS541A -- JUNE 2007 -- REVISED OCTOBER 2007
electrical characteristics over recommended ranges of supply voltage and operating free-air
temperature (unless otherwise noted) (continued)
USCI (UART mode)
PARAMETERTEST CONDITIONSVCCMINTYPMAX UNIT
Internal: SMCLK, ACLK
f
USCI
f
BITCLK
t
τ
USCI input clock frequency
BITCLK clock frequency
(equals baud rate in MBaud)
UART receive deglitch time
(see Note 1)
NOTE 1: Pulses on the UART receive input (UCxRX) shorter than the UART receive deglitch time are suppressed. To ensure that pulses are
correctly recognized their width should exceed the maximum specification of the deglitch time.
USCI (SPI master mode) (see Figure 27 and Figure 28)
PARAMETERTEST CONDITIONSVCCMINMAX UNIT
f
USCI
t
SU,MI
t
HD,MI
t
VAL ID, M O
NOTE 2: f
USCI input clock frequency
SOMI input data setup time
SOMI input data hold time
SIMO output data valid time
UCxCLK
=
2t
LO∕HI
with t
1
For the slave parameters t
≥ max(t
LO∕HI
SU,SI(Slave)
External: UCLK
Duty cycle = 50% ± 10%
SMCLK, ACLK
Duty cycle = 50% ± 10%
UCLK edgetoSIMOvalid;
CL=20pF
VALID,MO(USCI)
and t
VALID,SO(Slave)
2.2 V /3 V1MHz
2.2 V50150600ns
3V50100600ns
+ t
SU,SI(Slave),tSU,MI(USCI)
+ t
VALID,SO(Slave)
, see the SPI parameters of the attached slave.
f
SYSTEM
f
SYSTEM
2.2 V110
3V75
2.2 V0
3V0
2.2 V30
3V20
).
MHz
MHz
ns
ns
ns
USCI (SPI slave mode) (see Figure 29 a nd Figure 30)
PARAMETERTEST CONDITIONSVCCMINTYPMAX UNIT
t
STE,LEAD
t
STE,LAG
t
STE,ACC
t
STE,DIS
t
SU,SI
t
HD,SI
t
VAL ID, S O
NOTE 3: f
STE lead time,
STE low to clock
STE lag time,
Last clock to STE high
STE access time,
STE low to SOMI data out
STE disable time,
STE high to SOMI high impedance
SIMO input data setup time
SIMO input data hold time
SOMI output data valid time
UCxCLK
=
2t
LO∕HI
with t
LO∕HI
1
For the master parameters t
≥ max(t
SU,MI(Master)
UCLK edgetoSOMIvalid;
CL=20pF
VALID,MO(Master)
and t
+ t
VALID,MO(Master)
2.2 V/3 V50ns
2.2 V/3 V10ns
2.2 V/3 V50ns
2.2 V/3 V50ns
2.2 V20
3V15
2.2 V10
3V10
2.2 V75110
3V5075
SU,SI(USCI),tSU,MI(Master)
+ t
VALID,SO(USCI)
)
, see the SPI parameters of the attached master.
ns
ns
ns
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
55
MSP430x241x, MSP430x261x
http://www.xinpian.net
提供单片机解密、IC解密、芯片解密业务
010-62245566 13810019655
MIXED SIGNAL MICROCONTROLLER
SLAS541A -- JUNE 2007 -- REVISED OCTOBER 2007
electrical characteristics over recommended ranges of supply voltage and operating free-air
temperature (unless otherwise noted) (continued)
1/f
UCxCLK
CKPL=0
UCLK
CKPL=1
SOMI
SIMO
UCLK
SOMI
CKPL=0
CKPL=1
t
LO/HItLO/HI
t
t
VAL I D, MO
SU,MI
t
HD,MI
Figure 27. SPI Master Mode, CKPH = 0
1/f
UCxCLK
t
LO/HItLO/HI
t
SU,MI
t
VAL I D,MO
t
HD,MI
56
SIMO
Figure 28. SPI Master Mode, CKPH = 1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
MSP430x241x, MSP430x261x
http://www.xinpian.net
提供单片机解密、IC解密、芯片解密业务
010-62245566 13810019655
MIXED SIGNAL MICROCONTROLLER
SLAS541A -- JUNE 2007 -- REVISED OCTOBER 2007
electrical characteristics over recommended ranges of supply voltage and operating free-air
temperature (unless otherwise noted) (continued)
STE
UCLK
SIMO
SOMI
STE
CKPL=0
CKPL=1
t
STE,ACC
t
STE,LEAD
1/f
UCxCLK
t
LO/HItLO/HI
t
VAL I D,SO
Figure 29. SPI Slave Mode, CKPH = 0
t
STE,LEAD
t
SU,SI
t
HD,SI
t
STE,LAG
t
STE,LAG
t
STE,DIS
UCLK
SIMO
SOMI
CKPL=0
CKPL=1
t
STE,ACC
1/f
UCxCLK
t
LO/HItLO/HI
t
SU,SI
t
VAL I D, SO
Figure 30. SPI Slave Mode, CKPH = 1
t
HD,SI
t
STE,DIS
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
57
MSP430x241x, MSP430x261x
V
/3V
V
/3V
http://www.xinpian.net
提供单片机解密、IC解密、芯片解密业务
010-62245566 13810019655
MIXED SIGNAL MICROCONTROLLER
SLAS541A -- JUNE 2007 -- REVISED OCTOBER 2007
electrical characteristics over recommended ranges of supply voltage and operating free-air
temperature (unless otherwise noted) (continued)
USCI (I2C mode) (see Figure 31)
PARAMETERTEST CONDITIONSVCCMINTYPMAX UNIT
Internal: SMCLK, ACLK
f
USCI
f
SCL
t
HD,STA
t
SU,STA
t
HD,DAT
t
SU,DAT
t
SU,STO
t
SP
USCI input clock frequency
SCL clock frequency2.2 V/3 V0400kHz
Hold time (repeated) Start
Setup timefor a repeated Start
Data hold time2.2 V/3 V0ns
Data setup time2.2 V/3 V250ns
SetuptimeforStop2.2 V/3 V4.0μs
Pulse width ofspikes suppressed by inputfilter
External: UCLK
Duty cycle = 50% ± 10%
f
≤ 100 kHz
SCL
f
> 100 kHz
SCL
f
≤ 100 kHz
SCL
f
> 100 kHz
SCL
f
SYSTEM
2.2
2.2
2.2 V50150600
3V50100600
4.0
0.6
4.7
0.6
MHz
μs
μs
ns
SDA
SCL
t
HD,STA
1/f
SCL
t
HD,DAT
t
SU,STAtHD,STA
t
SU,DAT
Figure 31. I2C Mode Timing
t
SP
t
SU,STO
58
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
MSP430x241x, MSP430x261x
A
A
/CA0/TA
A
V
TA=25
C,Overdrive10mV
Responsetim
e,lowtohighan
d
TA=25
C,Overdrive10mV
http://www.xinpian.net
提供单片机解密、IC解密、芯片解密业务
010-62245566 13810019655
MIXED SIGNAL MICROCONTROLLER
SLAS541A -- JUNE 2007 -- REVISED OCTOBER 2007
electrical characteristics over recommended ranges of supply voltage and operating free-air
temperature (unless otherwise noted) (continued)
Comparator_A+ (see Note 1)
PARAMETERTEST CONDITIONSVCCMINTYPMAXUNIT
I
(DD)
I
(Refladder/Refdiode)
V
(IC)
V
(Ref025)
V
(Ref050)
V
(RefVT)
V
(offset)
V
hys
t
(response)
NOTES: 1. The leakage current for the Comparator_A+ terminals is identical to I
Response time, low-to-high and
high-to-low (see Note 3)
2. The input offset voltage can be cancelled by using the CAEX bit to invert the Comparator_A+ inputs on successive measurements.
The two successive measurements are then summed together.
3. The response time is measured at P2.2/CAOUT/TA0/CA4 with an input voltage step, with Comparator_A+ already enabled
(CAON = 1). If CAON is set at the same time, a settling time of up to 300 ns is added to the response time.
CAON = 1, CARSEL = 0, CAREF = 0
CAON = 1, CARSEL = 0,
CAREF = 1/2/3, no load at P2.3/CA0/TA1
and P2.4/CA1/TA2
PCA0 = 1, CARSEL = 1, CAREF = 1,
no load at P2.3/CA0/TA1 and
P2.4/CA1/TA2
PCA0 = 1, CARSEL = 1, CAREF = 2,
no load at P2.3/CA0/TA1 and
P2.4/CA1/TA2
PCA0 = 1, CARSEL = 1, CAREF = 3,
no load at P2.3
P2.4/CA1/TA2, T
T
=25°C, Overdrive 10 mV,
Without filter: CAF = 0
T
=25°C, Overdrive 10 mV,
With filter: CAF = 1
1 and
=85°C
,
,
lkg(Px.x)
2.2 V2540
3V4560
2.2 V3050
3V4571
2.2 V/3 V0.230.240.25
2.2 V/3 V0.470.480.5
2.2 V390480540
3V400490550
2.2 V80165300
3V70120240
2.2 V1.41.92.8
3V0.91.52.2
specification.
μ
μ
m
ns
μs
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
59
MSP430x241x, MSP430x261x
http://www.xinpian.net
提供单片机解密、IC解密、芯片解密业务
010-62245566 13810019655
MIXED SIGNAL MICROCONTROLLER
SLAS541A -- JUNE 2007 -- REVISED OCTOBER 2007
electrical characteristics over recommended ranges of supply voltage and operating free-air
temperature (unless otherwise noted) (continued)
V
0V
CC
0
1
CAON
CAF
V+
V--
Low Pass Filter
+
_
0
1
0
1
τ≈2.0 μs
Figure 32. Block Diagram of Comparator_A Module
V
CAOUT
V--
400 mV
V+
Overdrive
t
(response)
Figure 33. Overdrive Definition
CASHORT
CA1CA0
To I n t ernal
Modules
CAOUT
Set CAIFG
Flag
60
1
+
V
IN
--
Comparator_A+
CASHORT = 1
Figure 34. Comparator_A+ Short Resistance Test Condition
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
I
OUT
=10μA
MSP430x241x, MSP430x261x
(
)
(
)
http://www.xinpian.net
提供单片机解密、IC解密、芯片解密业务
010-62245566 13810019655
MIXED SIGNAL MICROCONTROLLER
SLAS541A -- JUNE 2007 -- REVISED OCTOBER 2007
electrical characteristics over recommended ranges of supply voltage and operating free-air
temperature (unless otherwise noted) (continued)
typical characteristics -- Comparator A+
650
VCC=3V
600
Typical
550
500
-- Reference Volts --mV
(REFVT)
450
V
400
-- 4 5-- 2 5-- 51 53 55 57 59 5
TA-- Free-Air Temperature -- °C
Figure 35. V
vs Temperature, VCC=3V
RefVT
100.00
650
VCC=2.2V
600
Typical
550
500
-- Reference Volts --mV
(REFVT)
450
V
400
-- 4 5-- 2 5-- 51 53 55 57 59 5
TA-- Free-Air Temperature -- °C
Figure 36. V
vs Temperature, VCC=2.2V
RefVT
VCC=1.8V
VCC=2.2V
10.00
Short Resistance -- kΩ
1.00
VCC=3.0V
VCC=3.6V
0.00.20.40.60.81.0
V
Figure 37. Short Resistance vs VIN/V
-- Normalized Input Voltage -- V/V
IN/VCC
CC
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
61
MSP430x241x, MSP430x261x
f
f
ADC12CL
K
=5MHz,ADC12ON=1,REFON=0
A
pgppy
f
(
4)f
ADC12CL
K
=5MHz,ADC12ON=0
http://www.xinpian.net
提供单片机解密、IC解密、芯片解密业务
010-62245566 13810019655
MIXED SIGNAL MICROCONTROLLER
SLAS541A -- JUNE 2007 -- REVISED OCTOBER 2007
electrical characteristics over recommended ranges of supply voltage and operating free-air
temperature (unless otherwise noted) (continued)
12-bit ADC power supply and input range conditions (see Note 1)
PARAMETERTEST CONDITIONSVCCMINTYPMAXUNIT
AVCCand DVCCare connected together,
AV
AV
CC
V
(P6.x/Ax)
Analog supply voltage
Analog input voltage
(see Note 2)
Operating supply current
I
ADC12
intoAVCCterminal
(see Note 3)
Operating supply current
I
REF+
into AVCCterminal
seeNote
†
C
I
†
R
I
†
Lmits verified by design
Input capacitance
Input MUX ON resistance0V≤ VAx≤ V
NOTES: 1. The leakage current is defined in the leakage current table with P6.x/Ax parameter.
2. The analog input voltage range must be within the selected reference voltage range V
3. The internal reference supply current is not included in current consumption parameter I
4. The internal reference current is supplied via terminal AV
conversion is active. The REFON bit enables to settle the built-in reference before starting an A/D conversion.
and DVSSare connected together,
SS
V
(AVSS)=V(DVSS)
=0V
All P6.0/A0 to P6.7/A7 terminals.
Analog inputs selected in ADC12MCTLx register
and P6Sel.x = 1, 0 ≤ x ≤ 7,
V
(AVSS)
≤ V
P6.x/Ax
≤ V
(AVCC)
=5MHz,ADC12ON = 1, REFON = 0,
SHT0 = 0, SHT1 = 0, ADC12DIV = 0
f
ADC12CLK
= 5 MHz, ADC12ON = 0,
REFON = 1, REF2_5V = 1
=5MHz,ADC12ON = 0,
,
REFON = 1, REF2_5V = 0
Only one terminal can be selected at one time,
P6.x/Ax
AVC C
. Consumption is independent of the ADC12ON control bit, unless a
CC
2.23.6V
0V
2.2 V0.650.8
,
3V0.81.0
3V0.50.7
2.2 V0.50.7
3V0.50.7
2.2 V40pF
3V2000Ω
to V
R+
for valid conversion results.
R--
.
ADC12
AVC C
V
m
mA
12-bit ADC external reference (see Note 1)
PARAMETERTEST CONDITIONSVCCMINMAXUNIT
V
eREF+
V
REF-- /VeREF--
(V
I
I
-- V
eREF+
VeREF+
VREF--/VeREF--
REF--/VeREF--
NOTES: 1. The external reference is used during conversion to charge and discharge the capacitance array. The input capacitance, Ci,isalso
the dynamic load for an external reference during conversion. The dynamic impedance of the reference supply should follow the
recommendations on analog-source impedance to allow the charge to settle for 12-bit accuracy.
2. The accuracy limits the minimum positive external reference voltage. Lower reference voltage levels may be applied with reduced
accuracy requirements.
3. The accuracy limits the maximum negative external reference voltage. Higher reference voltage levels may be applied with reduced
accuracy requirements.
4. The accuracy limits minimum external differential reference voltage. Lower differential reference voltage levels may be applied with
reduced accuracy requirements.
Positive external
reference voltage input
Negative external
reference voltage input
Differential external
)
reference voltage input
Static input current0V ≤V
Static input current0V ≤ V
V
eREF+>VREF--/VeREF--
V
eREF+>VREF--/VeREF--
V
eREF+>VREF--/VeREF--
≤ V
eREF+
eREF--
≤ V
AVC C
AVC C
(see Note 2)1.4V
AVC C
(see Note 3)01.2V
(see Note 4)1.4V
AVC C
2.2 V/3 V±1μA
2.2 V/3 V±1μA
V
V
62
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
MSP430x241x, MSP430x261x
V
)
REF2_5V=1(2.5V)
V
V
)
V
/3V
V
outpu
t
REF2_5V=0(1.5V)
2.2V/3V
A
V
builtinreferenc
e
f
Loadcurrentouto
f
A
A
V
V
http://www.xinpian.net
提供单片机解密、IC解密、芯片解密业务
010-62245566 13810019655
MIXED SIGNAL MICROCONTROLLER
SLAS541A -- JUNE 2007 -- REVISED OCTOBER 2007
electrical characteristics over recommended ranges of supply voltage and operating free-air
temperature (unless otherwise noted) (continued)
12-bit ADC built-in reference
PARAMETERTEST CONDITIONSVCCTAMINTYPMAXUNIT
-- 4 0 °Cto85°C2.42.52.6
105°C2.372.52.64
-- 4 0 °Cto85°C1.441.51.56
105°C1.421.51.57
2.2
2.8
2.9
20ns
17ms
V
m
LSB
V
REF+
Positive built-in
reference voltage
REF2_5V = 1(2.5
I
max ≤ I
VREF+
VREF+
REF2_5V = 0(1.5
I
max ≤ I
VREF+
VREF+
≤ I
≤ I
VREF+
VREF+
min
min
3
2.2
2.2 V/3 V
REF2_5V = 0,
I
AV
CC(min)
I
VREF+
I
L(VREF)+
CC
voltage, positive
built-in reference
active
Load current out o
V
REF+
Load-current
†
regulation, V
terminal
minimum
terminal
REF+
max ≤ I
VREF+
REF2_5V = 1,
--0.5mA ≤ I
VREF+
REF2_5V = 1,
-- 1 m A ≤ I
I
VREF+
= 500 μA +/-- 100 μA
VREF+
nalog input voltage ~0.75V,
REF2_5V = 0
I
= 500 μA ± 100 μA
VREF+
Analog input voltage ~1.25 V,
VREF+
≤ I
≤ I
VREF+
≤ I
VREF+
VREF+
min
min
min
2.2 V0.01-- 0 . 5
3V0.01-- 1
2.2 V±2
3V±2
3V±2
REF2_5V = 1
I
DL(VREF) +
C
VREF+
†
T
REF+
Load current
‡
regulation V
terminal
Capacitance at pin
V
(see Note 1)
REF+
Temperature
coefficient of
built-in reference
REF+
I
= 100 μA → 900 μA,
VREF+
C
VREF+
=5μF, at ~ 0 . 5
REF+
,
Error of conversion result ≤ 1LSB
REFON =1,
0mA≤ I
I
VREF+
of 0 mA ≤ I
≤ I
VREF+
VREF+
max
is a constant in the range
≤ 1mA
VREF+
3
2.2 V/3 V510μF
2.2 V/3 V±100 ppm/°C
Settletimeof
t
REFON
internal reference
†
voltage (see
Figure 38 and Note
I
VREF+
V
REF+
=0.5mA,C
=1.5V,V
AVC C
VREF+
=2.2V
=10μF,
2)
†
Limits characterized
‡
Limits verified by design
NOTES: 1. The internal buffer operational amplifier and the accuracy specifications require an external capacitor. All INL and DNL tests use
two capacitors between pins V
2. The condition is that the error in a conversion started after t
and AVSSand V
REF+
REF--/VeREF--
REFON
and AVSS:10μF tantalum and 100 nF ceramic.
is less than ±0.5 LSB. The settling time depends on the external
capacitive load.
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
63
MSP430x241x, MSP430x261x
http://www.xinpian.net
提供单片机解密、IC解密、芯片解密业务
010-62245566 13810019655
MIXED SIGNAL MICROCONTROLLER
SLAS541A -- JUNE 2007 -- REVISED OCTOBER 2007
electrical characteristics over recommended ranges of supply voltage and operating free-air
temperature (unless otherwise noted) (continued)
typical characteristics -- ADC12
C
VREF+
100 μF
t
10 μF
1 μF
REFON
≈ .66xC
VREF+
[ms] with C
VREF+
in μF
0
1ms
10 ms
Figure 38. Typical Settling Time of Internal Reference t
100 mst
REFON
REFON
vs External Capacitor on V
REF
+
64
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
MSP430x241x, MSP430x261x
http://www.xinpian.net
提供单片机解密、IC解密、芯片解密业务
010-62245566 13810019655
MIXED SIGNAL MICROCONTROLLER
SLAS541A -- JUNE 2007 -- REVISED OCTOBER 2007
electrical characteristics over recommended ranges of supply voltage and operating free-air
temperature (unless otherwise noted) (continued)
From
Apply External Reference [V
or Use Internal Reference [V
Power
Supply
eREF+
]
REF+
Apply
External
Reference
]
+
--
10 μ F 100 nF
+
--
10 μ F 100 nF
+
--
10 μ F 100 nF
+
--
10 μ F 100 nF
Figure 39. Supply Voltage and Reference Voltage Design V
From
Power
Supply
+
--
10 μ F 100 nF
DV
DV
AV
AV
V
V
DV
DV
CC
SS
CC
SS
REF+
REF
CC
SS
or V
-- / V
MSP430F261x
MSP430F241x
eREF+
eREF--
REF--/VeREF--
External Supply
+
--
Apply External Reference [V
or Use Internal Reference [V
Reference Is Internally
Switched to AV
eREF+
REF+
]
]
SS
10 μ F 100 nF
+
--
10 μ F 100 nF
Figure 40. Supply Voltage and Reference Voltage Design V
AV
CC
MSP430F261x
AV
MSP430F241x
SS
or V
V
REF+
V
REF--/VeREF--
REF--/VeREF--
eREF+
=AVSS, Internally Connected
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
65
MSP430x241x, MSP430x261x
‡
RS=40
0
Ω
RI=1000
Ω
CI=30pF
V
/3V
http://www.xinpian.net
提供单片机解密、IC解密、芯片解密业务
010-62245566 13810019655
MIXED SIGNAL MICROCONTROLLER
SLAS541A -- JUNE 2007 -- REVISED OCTOBER 2007
electrical characteristics over recommended ranges of supply voltage and operating free-air
temperature (unless otherwise noted) (continued)
12-bit ADC timing parameters
PARAMETERTEST CONDITIONSVCCMINTYPMAXUNIT
f
ADC12CLK
f
ADC12OSC
t
CONVERT
t
ADC12ON
t
Sample
†
Limits characterized
‡
Limits verified by design
Internal ADC12 oscillator
Conversion time
Turn-onsettlingtimeof
‡
the ADC
Sampling time
NOTES: 1. The condition is that the error in a conversion started after t
settled.
2. Approximately ten Tau (τ) are needed to get an error of less than ±0.5 LSB:
t
Sample
=ln(2
n+1
)x(RS+RI)xCI+ 800 ns where n = ADC resolution = 12, RS= external source resistance.
12-bit ADC linearity parameters
PARAMETERTEST CONDITIONSVCCMINTYPMAXUNIT
EIIntegral linearity error
EDDifferential linearity error
E
Offset error
O
E
Gain error
G
E
Total unadjusted error
T
For specified performance of ADC12
linearity parameters
ADC12DIV = 0,
f
ADC12CLK=fADC12OSC
C
≥ 5 μF, Internal oscillator,
VREF+
f
ADC12OSC
External f
= 3.7 MHz to 6.3 MHz
ADC12CLK
from ACLK, MCLK
or SMCLK, ADC12SSEL ≠ 0
2.2V/3 V0.4556.3MHz
2.2 V/ 3 V3.756.3MHz
2.2 V/ 3 V2.063.51
13 × ADC12DIV
× 1/f
ADC12CLK
SeeNote1100ns
R
= 400 Ω,R
τ =[R
S+RI
1.4 V ≤ (V
1.6 V < (V
(V
C
(V
eREF+
eREF+
-- V
eREF+
VREF+
eREF+
REF--/VeREF--)min
=10μF (tantalum) and 100 nF (ceramic)
-- V
REF--/VeREF--)min
= 1000 Ω,C
,
]xCI;(see Note 2)
-- V
REF--/VeREF--
-- V
REF--/VeREF--
≤ (V
≤ (V
Internal impedance of source R
C
=10μF (tantalum) and 100 nF (ceramic)
VREF+
(V
C
(V
C
-- V
eREF+
VREF+
eREF+
VREF+
REF--/VeREF--)min
=10μF (tantalum) and 100 nF (ceramic)
-- V
REF--/VeREF--)min
=10μF (tantalum) and 100 nF (ceramic)
≤ (V
≤ (V
=30pF,
,
ADC12ON
)min≤ 1.6 V
)min≤ V
S
eREF+
eREF+
< 100 Ω,
eREF+
eREF+
AVC C
-- V
-- V
-- V
-- V
,
is less than ±0.5 LSB. The reference and input signal are already
REF--/VeREF--
REF--/VeREF--
REF--/VeREF--
REF--/VeREF--
3V1220
2.2 V1400
2.2
),
2.2 V/3 V±1LSB
),
2.2 V/3 V±2±4LSB
),
2.2 V/3 V±1.1±2LSB
),
2.2 V/3 V±2±5LSB
±2
±1.7
μs
ns
LSB
66
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
MSP430x241x, MSP430x261x
p
ply
Operatingsupplycurrentint
o
REFON=0,INCH=0A
h
A
A
ADC12ON=1,INCH=0A
h
V
A
V
/
Sampletimerequiredifchannel
ADC12ON=1,INCH=0A
h
Currentintodivideratchannel11
A
A
A
A
ADC12ON=1,INCH=0B
h
V
Sampletimerequiredifchannel
ADC12ON=1,INCH=0B
h
http://www.xinpian.net
提供单片机解密、IC解密、芯片解密业务
010-62245566 13810019655
MIXED SIGNAL MICROCONTROLLER
SLAS541A -- JUNE 2007 -- REVISED OCTOBER 2007
electrical characteristics over recommended operating free-air temperature (unless otherwise
noted) (continued)
12-bit ADC temperature sensor and built-in V
PARAMETER
I
SENSOR
SENSOR
SENSOR
MID
†
†
V
TC
t
SENSOR(sample)
I
VMID
V
t
VMID(sample)
†
Limits characterized
Operatingsu
AVCCterminal (see Note 1)
SeeNote2
Sample time required ifchannelADC12ON = 1, INCH = 0Ah,
†
10 is selected (see Note 3)
Current into divider at channel 11
(see Note 4)
VCCdivider at channel 11
Sample time required ifchannelADC12ON = 1, INCH = 0Bh,
11 is selected (see Note 5)
NOTES: 1. The sensor current I
is high). W hen REFON = 1, I
2. The temperature sensor offset can be as much as ±20_C. A single-point calibration is recommended in order to minimize the offset
error of the built-in temperature sensor.
3. The typical equivalent impedance of the sensor is 51 k Ω. The sample time required includes the sensor-on time t
4. No additional current is needed. The V
5. Theontimet
VMID(on)
current intoREFON = 0, INCH = 0Ah,
ADC12ON = 1, T
T
A
Error of conversion result ≤ 1LSB
V
Error of conversion result ≤ 1LSB
is consumed if (ADC12ON = 1 and REFON = 1) or if (ADC12ON = 1, INCH = 0Ah and sample signal
SENSOR
is already included in I
SENSOR
MID
is used during sampling.
is included in the sampling time t
MID
TEST CONDITIONSVCCMINTYPMAXUNIT
,
=25_C
A
DC12ON = 1, INCH = 0Ah,
=0°C
DC12ON = 1, INCH = 0Ah
,
,
2.2 V40120
3V60160
2.2 V986
3V986
2.2 V3.55
3V3.55
2.2 V30
3V30
DC12ON = 1, INCH = 0Bh
DC12ON = 1, INCH = 0Bh,
is ~0.5 x V
MID
AVC C
,
,
2.2 VNA
3VNA
2.2 V1.11.1±0.04
3V1.5 1.50±0.04
2.2 V1400
3V1220
.
REF+
VMID(sample)
; no additional on time is needed.
m
m
SENSOR(on)
μ
°C
μs
μ
ns
.
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
67
MSP430x241x, MSP430x261x
DAC12AMPx2,DAC12IR0
,
V
/3V
Supplycurrent,singl
e
http://www.xinpian.net
提供单片机解密、IC解密、芯片解密业务
010-62245566 13810019655
MIXED SIGNAL MICROCONTROLLER
SLAS541A -- JUNE 2007 -- REVISED OCTOBER 2007
electrical characteristics over recommended ranges of supply voltage and operating free-air
temperature (unless otherwise noted) (continued)
12-bit DAC supply specifications
PARAMETERTEST CONDITIONSVCCT
AV
Analog supply voltage
CC
AVCC=DVCC,
AV
=DVSS=0V
SS
DAC12AMPx = 2, DAC12IR = 0,
DAC12_xDAT = 0x0800
2.2
A
-- 4 0 °Cto85°C50110
105°C69150
DAC12AMPx = 2, DAC12IR = 1,
DAC12_xDAT = x00800
Supply current, single
I
DD
DAC channel
(see Notes 1 and 2)
V
eREF+=VREF+
DAC12AMPx = 5, DAC12IR = 1,
DAC12_xDAT = 0x0800,
V
eREF+=VREF+
=AV
=AV
,
CC
CC
2.2V/3V50130
2.2V/3V200440
DAC12AMPx = 7, DAC12IR = 1,
PSRR
Power-supply rejection
ratio
(see Notes 3 and 4)
DAC12_xDAT = 0x0800,
V
eREF+=VREF+
=AV
CC
DAC12_xDAT = 800h, V
∆AV
= 100mV
CC
DAC12_xDAT = 800h, V
∆AV
= 100mV
CC
=1.5V,
REF
= 1.5 V or 2.5 V,
REF
2.2V/3V7001500
2.2V
3V
NOTES: 1. No load at the output pin, DAC12_0 or DAC12_1, assuming that the control bits for the shared pins are set properly.
2. Current into reference terminals not included. If DAC12IR = 1 current flows through the input divider; see Reference Input
specifications.
3. PSRR = 20 × log{∆AV
4. V
is applied externally. The internal reference is not used.
REF
CC
/∆V
DAC12_xOUT
}
MIN TYPMAX UNIT
2.203.60V
μA
70dB
68
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
MSP430x241x, MSP430x261x
f
f
y
Differentialnonlinearit
y
f
f
Offsetvoltagewithoutcalibration
E
O
f
f
VOffsetvoltagewithcalibration
t
Offset_Ca
l
(
3
)
2.2V/3V6m
s
http://www.xinpian.net
提供单片机解密、IC解密、芯片解密业务
010-62245566 13810019655
MIXED SIGNAL MICROCONTROLLER
SLAS541A -- JUNE 2007 -- REVISED OCTOBER 2007
electrical characteristics over recommended operating free-air temperature (unless otherwise
noted) (continued)
12-bit DAC linearity specifications (see Figure 41)
PARAMETERTEST CONDITIONSVCCMINTYPMAXUNIT
Resolution12-bit monotonic12bits
V
=1.5V
REF
DAC12AMPx = 7, DAC12IR = 1
INLIntegral nonlinearity (see Note 1)
V
=2.5V
REF
DAC12AMPx = 7, DAC12IR = 1
V
=1.5V
REF
DNL
Di
erential nonlinearit
(see Note 1)
DAC12AMPx = 7, DAC12IR = 1
V
=2.5V
REF
DAC12AMPx = 7, DAC12IR = 1
V
=1.5V
REF
O
set voltage without calibration
(see Notes 1 and 2)
E
O
set voltage with calibration
(see Notes 1 and 2)
DAC12AMPx = 7, DAC12IR = 1
V
=2.5V
REF
DAC12AMPx = 7, DAC12IR = 1
V
=1.5V
REF
DAC12AMPx = 7, DAC12IR = 1
V
=2.5V
REF
DAC12AMPx = 7, DAC12IR = 1
d
E(O)/dT
E
G
d
E(G)/dT
Offset error temperature
coefficient (see Note 1)
Gainerror(seeNote1)
Gain temperature
coefficient (see Note 1)
V
=1.5V2.2 V
REF
V
=2.5V3V
REF
DAC12AMPx = 2100
t
Offset Cal
Time for offset calibration
seeNote
DAC12AMPx = 3, 5
DAC12AMPx = 4, 6, 7
NOTES: 1. Parameters calculated from the best-fit curve from 0x0A to 0xFFF. The best-fit curve method is used to deliver coefficients “a” and
“b” of the first order equation: y = a + b × x. V
DAC12_xOUT=EO
+(1+EG) × (V
2. The offset calibration works on the output operational amplifier. Offset calibration is triggered setting bit DAC12CALON.
3. The offset calibration can be done if DAC12AMPx = {2, 3, 4, 5, 6, 7}. The output operational amplifier is switched off with
DAC12AMPx = {0, 1}. It is recommended that the DAC12 module be configured prior to initiating calibration. Port activity during
calibration may affect accuracy and is not recommended.
2.2 V
±2.0±8.0LSB
3V
2.2 V
±0.4±1.0LSB
3V
2.2 V
±21
3V
2.2 V
±2.5
3V
2.2 V/3 V30μV/C
±3.50 % FSR
2.2 V/3 V10
2.2 V/3 V
/4095) × DAC12_xDAT, DAC12IR = 1.
eREF+
ppm of
FSR/°C
32
m
ms
DAC Output
Figure 41. Linearity Test Load Conditions and Gain/Offset Definition
C
R
Load
Load
=
AV
CC
2
= 100pF
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
DAC V
OUT
V
R+
Offset Error
Positive
Negative
Ideal transfer
function
Gain Error
DAC Code
69
MSP430x241x, MSP430x261x
http://www.xinpian.net
提供单片机解密、IC解密、芯片解密业务
010-62245566 13810019655
MIXED SIGNAL MICROCONTROLLER
SLAS541A -- JUNE 2007 -- REVISED OCTOBER 2007
electrical characteristics over recommended operating free-air temperature (unless otherwise
noted) (continued)
electrical characteristics over recommended operating free-air temperature (unless otherwise
noted) (continued)
12-bit DAC output specifications
PARAMETERTEST CONDITIONSVCCMINTYPMAXUNIT
No Load, Ve
DAC12_xDAT = 0h, DAC12IR = 1,
DAC12AMPx = 7
No Load, Ve
DAC12_xDAT = 0FFFh,
V
O
Output voltagerange
(see Note 1 and Figure 44)
DAC12IR = 1, DAC12AMPx = 7
R
=3kΩ,Ve
Load
DAC12_xDAT = 0h, DAC12IR = 1,
DAC12AMPx = 7
R
=3kΩ,Ve
Load
DAC12_xDAT = 0FFFh, DAC12IR =
1, DAC12AMPx = 7
C
L(DAC12)
I
L(DAC12)
Max DAC12 load
capacitance
Max DAC12 load current
R
Load
=3kΩ,V
DAC12AMPx = 7, DAC12_xDAT = 0h
R
=3kΩ,V
Load
R
O/P(DAC12)
Output resistance
(see Figure 44)
DAC12AMPx = 7,
DAC12_xDAT = 0FFFh
R
=3kΩ,
Load
0.3 V <
V
DAC12AMPx = 7
NOTE 1: Data is valid after the offset calibration of the output amplifier.
R
I
Load
Load
DAC12
C
O/P(DAC12_x)
Load
= 100pF
Figure 44. DAC12_x Output Resistance Tests
REF+
REF+
REF+
REF+
O/P(DAC12)
O/P(DAC12)
O/P(DAC12)
AV
CC
2
=AVCC,
=AVCC,
=AVCC,
=AVCC,
=0V,
=AVCC,
< AVCC-- 0 . 3 V ,
2.2
2.2 V/3 V100pF
2.2 V/3 V
R
O/P(DAC12_x)
00.005
AVCC--0.05AV
CC
00.1
AVCC--0.13AV
CC
2.2V-- 0 . 5+0.5
3V-- 1 . 0+1.0
150250
150250
14
Max
Min
0.3
AVCC--0.3V
AV
CC
m
Ω
V
OUT
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
71
MSP430x241x, MSP430x261x
Referenceinputvoltage
V
/3V
V
(VREF+)
p
2.2V/3V
_
,
O
N
(
d
/
μ
)
t
S(FS)
ful
l
80h→F7F
h→80h
2.2V/3V
μ
s
)
DAC12_xDA
T
t
S(C-C
)
3F8h408h3F8
h
2.2V/3V
μ
s
SRSlewrate80h→F7F
h→80h
2.2V/3V
V
/μs
ful
l
80h→F7F
h→80h
2.2V/3V30nVs
http://www.xinpian.net
提供单片机解密、IC解密、芯片解密业务
010-62245566 13810019655
MIXED SIGNAL MICROCONTROLLER
SLAS541A -- JUNE 2007 -- REVISED OCTOBER 2007
electrical characteristics over recommended operating free-air temperature (unless otherwise
noted) (continued)
12-bit DAC reference input specifications
PARAMETERTEST CONDITIONSVCCMINTYPMAXUNIT
Ve
REF+
Reference input voltage
range
DAC12IR = 0, (see Notes 1 and 2)
DAC12IR = 1, (see Notes 3 and 4)
2.2
DAC12_0 IR = DAC12_1 IR = 020MΩ
DAC12_0 IR = 1, DAC12_1 IR = 0
Ri
Ri
(VREF+)
(VeREF+)
,
Reference input
resistance
DAC12_0 IR = 0, DAC12_1 IR = 1
DAC12_0 IR = DAC12_1 IR = 1
DAC12_0 SREFx = DAC12_1 SREFx
(see Note 5)
NOTES: 1. For a full-scale output, the reference input voltage can be as high as 1/3 of the maximum output voltage swing (AVCC).
2. The maximum voltage applied at reference input voltage terminal Ve
REF+
=[AVCC-- V
E(O)
3. For a full-scale output, the reference input voltage can be as high as the maximum output voltage swing (AV
4. The maximum voltage applied at reference input voltage terminal Ve
REF+
=[AVCC-- V
E(O)
5. When DAC12IR = 1 and DAC12SREFx = 0 or 1 for both channels, the reference input resistive dividers for each DAC are in parallel
reducing the reference input resistance.
AVCC/3 AVCC+0.2
AVc cAVcc+0.2
404856
202428
]/[3*(1+EG)].
).
CC
]/(1+EG).
kΩ
12-bit DAC dynamic specifications, V
ref=VCC
, DAC12IR = 1 (see Figure 45 and Figure 46)
PARAMETERTEST CONDITIONSVCCMINTYPMAXUNIT
DAC12_xDAT = 800h,
t
ON
DAC12 on-time
Error
< ±0.5 LSB
V(O)
seeNote1an
Figure 45)
DAC12AMPx = 0 → {2,3,4}60120
DAC12AMPx = 0 → {5, 6}
DAC12AMPx = 0 → 7
2.2 V/3 V
1530
612
DAC12AMPx = 2100200
t
S(FS
t
S(C-C
Settling time,
scale
Settling time,
codetocode
DAC12_xDAT =
=
=
3F8h→ 408h→ 3F8h
BF8h→ C08h→ BF8h
DAC12AMPx = 3, 5
DAC12AMPx = 4, 6, 7
2.2 V/3 V
4080
1530
DAC12AMPx = 25
DAC12AMPx = 3, 5
2.2 V/3 V
DAC12AMPx = 4, 6, 7
2
1
DAC12AMPx = 20.050.12
SRSlew rate
DAC12_xDAT =
DAC12AMPx = 3, 5
DAC12AMPx = 4, 6, 7
2.2 V/3 V
0.350.7
1.52.7
DAC12AMPx = 2600
Glitch energy,
scale
DAC12_xDAT =
DAC12AMPx = 3, 5
2.2 V/3 V
150
DAC12AMPx = 4, 6, 7
NOTES: 1. R
Load
and C
are connected to AVSS(not AVCC/2) in Figure 45.
Load
2. Slew rate applies to output voltage steps ≥ 200 mV.
DAC Output
R
O/P(DAC12.x)
I
Load
R
C
Load
Load
=3kΩ
= 100pF
AV
Conversion 1Conversion 2
V
OUT
Glitch
+/-- 1/2 LSB
Energy
CC
2
Conversion 3
+/-- 1/2 LSB
μs
μs
μs
V/μs
nV-s
72
t
settleLH
Figure 45. Settling Time and Glitch Energy Testing
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
t
settleHL
MSP430x241x, MSP430x261x
(
F
i
47)
Channeltochannelcrosstalk
V
/
http://www.xinpian.net
提供单片机解密、IC解密、芯片解密业务
010-62245566 13810019655
MIXED SIGNAL MICROCONTROLLER
SLAS541A -- JUNE 2007 -- REVISED OCTOBER 2007
electrical characteristics over recommended ranges of supply voltage and operating free-air
temperature (unless otherwise noted) (continued)
DAC12_0DAT = 800h, No load,
DAC12_1DAT = 80h<-->F7Fh, R
f
DAC12_1OUT
DAC12_0DAT = 80h<-->F7Fh, R
DAC12_1DAT = 800h, No load,
f
DAC12_0OUT
Ve
REF+
= 10 kHz, Duty cycle = 50%
= 10 kHz, Duty cycle = 50%
DAC12_x
Conversion 3
90%
10%
t
SRHL
=25°C, unless otherwise noted)
A
2.2 V/3 V
=3kΩ,
Load
2.2
I
Load
DACx
Load
C
=3kΩ,
R
Load
Load
=3kΩ
= 100pF
AV
3V
CC
2
40
180
550
kHz
-- 8 0
dB
-- 8 0
DAC12_0
V
REF+
DAC12_1
Figure 47. Test Conditions for 3-dB Bandwidth Specification
R
C
C
Load
Load
Load
= 100pF
R
Load
= 100pF
AV
AV
CC
2
CC
2
DAC12_xDAT 080h
V
OUT
V
DAC12_yOUT
V
DAC12_xOUT
7F7h
f
Toggle
I
Load
DAC0
I
Load
DAC1
Figure 48. Crosstalk Test Conditions
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
080h7F7h080h
73
MSP430x241x, MSP430x261x
http://www.xinpian.net
提供单片机解密、IC解密、芯片解密业务
010-62245566 13810019655
MIXED SIGNAL MICROCONTROLLER
SLAS541A -- JUNE 2007 -- REVISED OCTOBER 2007
electrical characteristics over recommended ranges of supply voltage and operating free-air
temperature (unless otherwise noted) (continued)
flash memory
PARAMETER
V
CC(PGM/ERASE)
f
FTG
I
PGM
I
ERASE
t
CPT
t
CMErase
Program and erase supply voltage2.23.6V
Flash Timing Generator frequency257476kHz
Supply current from DVCCduring program2.2 V/ 3.6 V35mA
Supply current from DVCCduring erase2.2 V/ 3.6 V37mA
Cumulative program timeSeeNote12.2 V/ 3.6 V4ms
Cumulative mass erase timeSeeNote22.2 V/ 3.6 V200ms
Program/Erase endurance10
t
Retention
t
Word
t
Block, 0
t
Block, 1-63
t
Block, End
t
Mass Erase
t
Seg Erase
Data retention durationTJ=25°C100years
Word or byte program timeSeeNote335t
Block program time for first byte or wordSeeNote330t
Block program time for each additional byte or word SeeNote321t
Block program end-sequence wait timeSeeNote36t
Masserasetime(seeNote4)SeeNote310593t
Segment erase timeSeeNote34819t
NOTES: 1. The cumulative program time must not be exceeded when writing to a 64-byte flash block. This parameter applies to all programming
methods: individual word/byte write and block write modes.
2. The mass erase duration generated by the flash timing generator is at least 11.1 ms ( = 5297x1/f
achieve the required cumulative mass erase time, the Flash Controller’s mass erase operation can be repeated until this time is met.
A worst case minimum of 19 cycles is required.
3. These values are hardwired into the Flash Controller’s state machine (t
4. To erase the complete code area, the mass erase must be performed once with a dummy address in the range of the lower 64-kB
flash addresses and once with the dummy address in the upper 64-kB flash addresses.
TEST
CONDITIONS
FTG
VCCMINTYPMAXUNIT
=1/f
FTG
4
FTG
).
5
10
,max = 5297 × 1/476 kHz). To
cycles
FTG
FTG
FTG
FTG
FTG
FTG
RAM
PARAMETERTEST CONDITIONSMINMAXUNIT
VRAMhSeeNote1CPU halted1.6V
NOTE 1: This parameter defines the minimum supply voltage when the data in program memory RAM remain unchanged. No program execution
should take place during this supply voltage condition.
74
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
MSP430x241x, MSP430x261x
f
http://www.xinpian.net
提供单片机解密、IC解密、芯片解密业务
010-62245566 13810019655
MIXED SIGNAL MICROCONTROLLER
SLAS541A -- JUNE 2007 -- REVISED OCTOBER 2007
electrical characteristics over recommended operating free-air temperature (unless otherwise
noted) (continued)
JTAG interface
PARAMETER
TCK
R
Internal
NOTES: 1. f
TCK inputfrequencySee Note 1
Internal pullup resistance on TMS, TCK, TDI/TCLKSeeNote22.2 V/ 3 V256090kΩ
may be restricted to meet the timing requirements of the module selected.
TCK
2. TMS, TDI/TCLK, and TCK pullup resistors are implemented in all versions.
JTAG fuse (see Note 1)
PARAMETERTEST CONDITIONSMINMAXUNIT
V
CC(FB)
V
FB
I
FB
t
FB
NOTE 1: Once the fuse is blown, no further access to the MSP430 JTAG/Test and emulation features is possible. The JTAG block is switched
Supply voltage during fuse-blow conditionTA=25°C2.5V
Voltage level on TDI/TCLK for fuse blow (F versions)67V
Supply current into TDI/TCLK during fuse blow100mA
Time to blow fuse1ms
to bypass mode.
TEST
CONDITIONS
V
CC
2.2 V05
3V010
MINTYPMAXUNIT
MHz
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
75
MSP430x241x, MSP430x261x
http://www.xinpian.net
提供单片机解密、IC解密、芯片解密业务
010-62245566 13810019655
MIXED SIGNAL MICROCONTROLLER
SLAS541A -- JUNE 2007 -- REVISED OCTOBER 2007
APPLICATION INFORMATION
Port P1 pin schematic: P1.0 to P1.7, input/output with Schmitt trigger
Port P2.0, P2.3, P2.4, P2.6 and P2.7 pin functions
X
/
/
/
/
///
/
/
/
/
/
/
/
/
http://www.xinpian.net
提供单片机解密、IC解密、芯片解密业务
010-62245566 13810019655
PIN NAME (P2.X)
P2.0/ACLK/CA20
P2.1/TAINCLK/CA31
P2.2/CAOUT/TA0/2
CA4
P2.3/CA0/TA13
P2.4/CA1/TA24
P2.6/ADC12CLK/6
DMAE0/CA6
P2.7/TA0/CA77
NOTE: X: Don’t care
P2.0 (I/O)0I: 0; O: 10
ACLK011
CA21XX
P2.1 (I/O)0I: 0; O: 10
Timer_A3.INCLK001
DV
SS
CA31XX
P2.2 (I/O)0I: 0; O: 10
CAOUT011
TA0001
CA41XX
P2.3 (I/O)0I: 0; O: 10
Timer_A3.TA1011
CA01XX
P2.4 (I/O)0I: 0; O: 10
Timer_A3.TA201X
CA11X1
P2.6 (I/O)0I: 0; O: 10
ADC12CLK011
DMAE0001
CA61XX
P2.7 (I/O)0I: 0; O: 10
Timer_A3.TA0011
CA71XX
FUNCTION
MSP430x241x, MSP430x261x
MIXED SIGNAL MICROCONTROLLER
SLAS541A -- JUNE 2007 -- REVISED OCTOBER 2007
CONTROL BITS / SIGNALS
CAPD.xP2DIR.xP2SEL.x
011
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
79
MSP430x241x, MSP430x261x
X
/
OSC
/
http://www.xinpian.net
提供单片机解密、IC解密、芯片解密业务
010-62245566 13810019655
MIXED SIGNAL MICROCONTROLLER
SLAS541A -- JUNE 2007 -- REVISED OCTOBER 2007
Port P2 pin schematic: P2.5, input/output with Schmitt trigger
To Comparator
From Comparator
CAPD.5
To DCO
DCOR
P2REN.5
P2DIR.5
P2OUT.5
Module X OUT
P2SEL.x
P2IN.5
in DCO
0
1
0
1
EN
Direction
0: Input
1: Output
DVSS
DVCC
Bus
Keeper
EN
Pad Logic
0
1
1
P2.5/ROSC/CA5
Module X IN
P2IRQ.5
Port P2.5 pin functions
PIN NAME (P2.X)
P2.5/R
NOTES: 1. X: Don’t care
/CA55
OSC
2. If Rosc is used it is connected to an external resistor.
D
P2IE.5
P2IFG.5
P2SEL.5
P2IES.5
FUNCTION
P2.5 (I/O)00I: 0; O: 10
R
(see Note 2)01XX
OSC
DV
SS
CA51 or selected0XX
EN
Q
Set
Interrupt
Edge Select
CONTROL BITS / SIGNALS
CAPDDCORP2DIR.5P2SEL.5
0011
80
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
MIXED SIGNAL MICROCONTROLLER
X
/
/
/
/
/
/
/
/
/
/
/
/
/
/
/
/
http://www.xinpian.net
提供单片机解密、IC解密、芯片解密业务
010-62245566 13810019655
Port P3 pin schematic: P3.0 to P3.7, input/output with Schmitt trigger
MSP430x241x, MSP430x261x
SLAS541A -- JUNE 2007 -- REVISED OCTOBER 2007
P3REN.x
P3DIR.x
Module
direction
P3OUT.x
Module X OUT
P3SEL.x
P3IN.x
Module X IN
0
1
0
1
Direction
0: Input
1: Output
EN
D
Port P3.0 to P3.7 pin functions
PIN NAME (P3.X)
P3.0/UCB0STE/0
UCA0CLK
P3.1/UCB0SIMO/1
UCB0SDA
P3.2/UCB0SOMI/2
UCB0SCL
P3.3/UCB0CLK/3
UCA0STE
P3.4/UCA0TXD/4
UCA0SIMO
P3.5/UCA0RXD/5
UCA0SOMI
P3.6/UCA1TXD/6
UCA1SIMO
P3.7/UCA1RXD/7
UCA1SOMI
NOTES: 1. X: Don’t care
2. The pin direction is controlled by the USCI module.
3. In case the I2C functionality is selected the output drives only the logical 0 to V
4. UCA0CLK function takes precedence over UCB0STE function. If the pin is required as UCA0CLK input or output USCI A0/B0 will
be forced to 3-wire SPI mode if 4-wire SPI mode is selected.
Port P5 pin schematic: P5.0 to P5.7, input/output with Schmitt trigger
MSP430x241x, MSP430x261x
SLAS541A -- JUNE 2007 -- REVISED OCTOBER 2007
P5REN.x
P5DIR.x
Module
Direction
P5OUT.x
Module X OUT
P5SEL.x
P5IN.x
Module X IN
0
1
0
1
Direction
0: Input
1: Output
EN
D
Port P5.0 to P5.7 pin functions
PIN NAME (P5.X)
P5.0/UCB1STE/0
UCA1CLK
P5.1/UCB1SIMO/1
UCB1SDA
P5.2/UCB1SOMI/2
UCB1SCL
P5.3/UCB1CLK/3
UCA1STE
P5.4/MCLK4
P5.5/SMCLK5
P5.6/ACLK6
P5.7/TBOUTH/7
SVSOUT
NOTES: 1. X: Don’t care
2. The pin direction is controlled by the USCI module.
3. In case the I2C functionality is selected the output drives only the logical 0 to V
4. UCA1CLK function takes precedence over UCB1STE function. If the pin is required as UCA1CLK input or output USCI A1/B1 will
be forced to 3-wire SPI mode if 4-wire SPI mode is selected.
Port P6 pin schematic: P6.0 to P6.4, input/output with Schmitt trigger
ADC12 Ax
P6REN.x
P6DIR.x
P6OUT.x
Module X OUT
P6SEL.x
P6IN.x
Module X IN
0
1
0
1
EN
D
Port P6.0 to P6.4 pin functions
PIN NAME (P6.X)
P6.0/A00
P6.1/A11
P6.2/A22
P6.3/A33
P6.4/A44
NOTES: 1. X: Don’t care
2. The ADC12 channel Ax is connected to AVss internally if not selected.
P6.0 (I/O)I: 0; O: 10
A0 (see Note 2)XX
P6.1 (I/O)I: 0; O: 10
A1 (see Note 2)XX
P6.2 (I/O)I: 0; O: 10
A2 (see Note 2)XX
P6.3 (I/O)I: 0; O: 10
A3 (see Note 2)XX
P6.4 (I/O)I: 0; O: 10
A4 (see Note 2)XX
Direction
0: Input
1: Output
FUNCTION
DVSS
DVCC
Bus
Keeper
EN
Pad Logic
0
1
1
P6.0/A0
P6.1/A1
P6.2/A2
P6.3/A3
P6.4/A4
CONTROL BITS / SIGNALS
P6DIR.xP6SEL.x
84
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
MIXED SIGNAL MICROCONTROLLER
//†
//†
http://www.xinpian.net
提供单片机解密、IC解密、芯片解密业务
010-62245566 13810019655
Port P6 pin schematic: P6.5 and P6.6, input/output with Schmitt trigger
MSP430x241x, MSP430x261x
SLAS541A -- JUNE 2007 -- REVISED OCTOBER 2007
DAC12_0OUT
DAC12AMP > 0
ADC12 Ax
ADC12 Ax
P6REN.x
P6DIR.x
P6OUT.x
Module X OUT
P6SEL.x
P6IN.x
Module X IN
Pad Logic
DVSS
0
1
0
1
EN
D
Direction
0: Input
1: Output
DVCC
Bus
Keeper
EN
0
1
1
P6.5/A5/DAC1
P6.6/A6/DAC0
Port P6.5 to P6.6 pin functions
PIN NAME (P6.X)
P6.5/A5/DAC1†5
P6.6/A6/DAC0†6
†
MSP430F261x devices only
NOTES: 1. X: Don’t care
2. The ADC12 channel Ax is connected to AVss internally if not selected.
3. The DAC outputs are floating if not selected.
XFUNCTION
P6.5 (I/O)I: 0; O: 100
DV
SS
A5 (see Note 2)XX1
DAC1 (DA12OPS= 1, see Note 3)XX1
P6.6 (I/O)I: 0; O: 100
DV
SS
A6 (see Note 2)XX1
DAC0 (DA12OPS= 0, see Note 3)XX1
CONTROL BITS / SIGNALS
P6DIR.xP6SEL.x
110
110
CAPD.x or
DAC12AMP > 0
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
85
MSP430x241x, MSP430x261x
X
//†
/
http://www.xinpian.net
提供单片机解密、IC解密、芯片解密业务
010-62245566 13810019655
MIXED SIGNAL MICROCONTROLLER
SLAS541A -- JUNE 2007 -- REVISED OCTOBER 2007
Port P6 pin schematic: P6.7, input/output with Schmitt trigger
to SVS Mux
VLD = 15
DAC12_0OUT
DAC12AMP > 0
ADC12 A7
from ADC12
P6REN.7
P6DIR.7
P6OUT.7
Module X OUT
P6SEL.7
P6IN.7
Pad Logic
DVSS
0
1
0
1
EN
Direction
0: Input
1: Output
DVCC
Bus
Keeper
EN
0
1
1
P6.7/A7/DAC1/SV SIN
Module X IN
Port P6.7 pin functions
PIN NAME (P6.X)
P6.7/A7/DAC1†/7
SVSIN†
NOTES: 1. X: Don’t care
†
2. The ADC12 channel Ax is connected to AVss internally if not selected.
3. The DAC outputs are floating if not selected.
MSP430F261x devices only
D
FUNCTION
P6.7 (I/O)I: 0; O: 10
DV
SS
A7 (see Note 2)XX
DAC1 (DA12OPS= 0, see Note 3)XX
SVSIN (VLD = 15)XX
CONTROL BITS / SIGNALS
P6DIR.xP6SEL.x
11
86
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
MSP430x241x, MSP430x261x
X
http://www.xinpian.net
提供单片机解密、IC解密、芯片解密业务
010-62245566 13810019655
MIXED SIGNAL MICROCONTROLLER
SLAS541A -- JUNE 2007 -- REVISED OCTOBER 2007
Port P7 pin schematic: P7.0 to P7.7, input/output with Schmitt trigger
P7REN.x
DVSS
P7DIR.x
P7OUT.x
V
P7SEL.x
P7IN.x
Module X IN
0
SS
0
1
0
1
EN
D
Port P7.0 to P7.7 pin functions
PIN NAME (P7.X)
P7.00
P7.11
P7.22
P7.33
P7.44
P7.55
P7.66
P7.77
†
80-pin devices only
P7.0 (I/O)I: 0; O: 10
InputX1
P7.1 (I/O)I: 0; O: 10
InputX1
P7.2 (I/O)I: 0; O: 10
InputX1
P7.3 (I/O)I: 0; O: 10
InputX1
P7.4 (I/O)I: 0; O: 10
InputX1
P7.5 (I/O)I: 0; O: 10
InputX1
P7.6 (I/O)I: 0; O: 10
InputX1
P7.7 (I/O)I: 0; O: 10
InputX1
Direction
0: Input
1: Output
†
FUNCTION
DVCC
†
Pad Logic
0
1
1
P7.x
CONTROL BITS / SIGNALS
P7DIR.xP7SEL.x
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
87
MSP430x241x, MSP430x261x
X
http://www.xinpian.net
提供单片机解密、IC解密、芯片解密业务
010-62245566 13810019655
MIXED SIGNAL MICROCONTROLLER
SLAS541A -- JUNE 2007 -- REVISED OCTOBER 2007
Port P8 pin schematic: P8.0 to P8.5, input/output with Schmitt trigger
P8REN.x
DVSS
P8DIR.x
P8OUT.x
V
P8SEL.x
P8IN.x
Module X IN
0
SS
0
1
0
1
EN
D
Port P8.0 to P8.5 pin functions
PIN NAME (P8.X)
P8.00
P8.11
P8.22
P8.33
P8.44
P8.55
†
80-pin devices only
P8.0 (I/O)I: 0; O: 10
InputX1
P8.1 (I/O)I: 0; O: 10
InputX1
P8.2 (I/O)I: 0; O: 10
InputX1
P8.3 (I/O)I: 0; O: 10
InputX1
P8.4 (I/O)I: 0; O: 10
InputX1
P8.5 (I/O)I: 0; O: 10
InputX1
Direction
0: Input
1: Output
†
FUNCTION
DVCC
†
Pad Logic
0
1
1
P8.0
P8.1
P8.2
P8.3
P8.4
P8.5
CONTROL BITS / SIGNALS
P8DIR.xP8SEL.x
88
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
MSP430x241x, MSP430x261x
X
/
http://www.xinpian.net
提供单片机解密、IC解密、芯片解密业务
010-62245566 13810019655
MIXED SIGNAL MICROCONTROLLER
SLAS541A -- JUNE 2007 -- REVISED OCTOBER 2007
Port P8 pin schematic: P8.6, input/output with Schmitt trigger
BCSCTL3.XT2Sx = 11
XT2CLK
XT2 off
P8SEL.7
P8REN.6
P8DIR.6
P8OUT.6
Module X OUT
P8SEL.6
P8IN.6
0
1
0
1
0
1
From
P8.7/X IN
Direction
0: Input
1: Output
†
DVSS
DVCC
Bus
Keeper
EN
P8.7/XIN
Pad Logic
0
1
1
P8.6/XOUT
Module X IN
Port P8.6 pin functions†
PIN NAME (P8.X)
P8.6/XOUT6
†
80-pin devices only
EN
D
FUNCTION
P8.6 (I/O)I: 0; O: 10
XOUT (default)01
DV
SS
CONTROL BITS / SIGNALS
P8DIR.xP8SEL.x
11
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
89
MSP430x241x, MSP430x261x
X
/
http://www.xinpian.net
提供单片机解密、IC解密、芯片解密业务
010-62245566 13810019655
MIXED SIGNAL MICROCONTROLLER
SLAS541A -- JUNE 2007 -- REVISED OCTOBER 2007
Port P8 pin schematic: P8.7, input/output with Schmitt trigger
BCSCTL3.XT2Sx = 11
XT2 off
XT2CLK
P8SEL.6
P8REN.7
P8DIR.7
P8OUT.7
Module X OUT
P8SEL.7
P8IN.7
0
1
0
0
1
0
1
Direction
0: Input
1: Output
†
DVSS
DVCC
Bus
Keeper
EN
P8.6/XOUT
Pad Logic
0
1
1
P8.7/XIN
Module X IN
Port P8.7 pin functions
PIN NAME (P8.X)
P8.7/XIN7
†
80-pin devices only
EN
D
†
FUNCTION
P8.7 (I/O)I: 0; O: 10
XIN (default)01
V
SS
CONTROL BITS / SIGNALS
P8DIR.xP8SEL.x
11
90
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
MSP430x241x, MSP430x261x
http://www.xinpian.net
提供单片机解密、IC解密、芯片解密业务
010-62245566 13810019655
MIXED SIGNAL MICROCONTROLLER
SLAS541A -- JUNE 2007 -- REVISED OCTOBER 2007
APPLICATION INFORMATION
JTAG pins: TMS, TCK, TDI/TCLK, TDO/TDI, input/output with Schmitt trigger
TDO
Controlled by JTAG
Controlled by JTAG
JTAG
Test
and
Emulation
Module
Controlled
by JTAG
TDI
TMS
TCK
DV
CC
DV
CC
Fuse
Burn & Test
Fuse
DV
CC
DV
CC
TDO/TDI
TDI/TCLK
TMS
During Programming Activity and
During Blowing of the Fuse, Pin
TDO/TDI Is Used to Apply the Test
Input Data for JTAG Circuitry
TCK
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
91
MSP430x241x, MSP430x261x
http://www.xinpian.net
提供单片机解密、IC解密、芯片解密业务
010-62245566 13810019655
MIXED SIGNAL MICROCONTROLLER
SLAS541A -- JUNE 2007 -- REVISED OCTOBER 2007
APPLICATION INFORMATION
JTAG fuse check mode
MSP430 devices that have the fuse on the TDI/TCLK terminal have a fuse check mode that tests the continuity
of the fuse the first time the JTAG port is accessed after a power-on reset (POR). When activated, a fuse check
current, I
Care must be taken to avoid accidentally activating the fuse check mode and increasing overall system power
consumption.
Activation of the fuse check mode occurs with the first negative edge on the TMS pin after power up or if the
TMS is being held low during power up. The second positive edge on the TMS pin deactivates the fuse check
mode. After deactivation, the fuse check mode remains inactive until another POR occurs. After each POR the
fuse check mode has the potential to be activated.
The fuse check current will only flow when the fuse check mode is active and the TMS pin is in a low state (see
Figure 49). Therefore, the additional current flow can be prevented by holding the TMS pin high (default
condition).
, of 1 mA at 3 V, 2.5 mA at 5 V can flow from the TDI/TCLK pin to ground if the fuse is not burned.
TF
Time TMS Goes Low After POR
TMS
I
TDI/TCLK
I
TF
Figure 49. Fuse Check Mode Current
92
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
LITERATURE
http://www.xinpian.net
提供单片机解密、IC解密、芯片解密业务
010-62245566 13810019655
NUMBER
SLAS541Product Preview release.
Production Data release.
Corrected the format and the content shown on the first page.
SLAS541A
Corrected pin number of P3.6 and P3.7 in 64-pin package in the terminal function list.
Corrected the port schematics.
Corrected “calibration data” section (page 20). Typos and formatting corrected.
Added figure “typical characteristics -- LPM4 current” (page 33).
MSP430x241x, MSP430x261x
MIXED SIGNAL MICROCONTROLLER
SLAS541A -- JUNE 2007 -- REVISED OCTOBER 2007
Data Sheet Revision History
SUMMARY
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
93
PACKAGE OPTION ADDENDUM
http://www.xinpian.net
提供单片机解密、IC解密、芯片解密业务
010-62245566 13810019655
www.ti.com
PACKAGING INFORMATION
Orderable DeviceStatus
MSP430F2416TPMACTIVELQFPPM64160 Green (RoHS &
MSP430F2416TPMRACTIVELQFPPM641000 Green (RoHS &
MSP430F2416TPNACTIVELQFPPN80119 Green (RoHS &
MSP430F2416TPNRACTIVELQFPPN801000 Green (RoHS &
MSP430F2417TPMACTIVELQFPPM64160 Green (RoHS &
MSP430F2417TPMRACTIVELQFPPM641000 Green (RoHS &
MSP430F2417TPNACTIVELQFPPN80119 Green (RoHS &
MSP430F2417TPNRACTIVELQFPPN801000 Green (RoHS &
MSP430F2418TPMACTIVELQFPPM64160 Green (RoHS &
MSP430F2418TPMRACTIVELQFPPM641000 Green (RoHS &
MSP430F2418TPNACTIVELQFPPN80119 Green (RoHS &
MSP430F2418TPNRACTIVELQFPPN801000 Green (RoHS &
MSP430F2419TPMACTIVELQFPPM64160 Green (RoHS &
MSP430F2419TPMRACTIVELQFPPM641000 Green (RoHS &
MSP430F2419TPNACTIVELQFPPN80119 Green (RoHS &
MSP430F2419TPNRACTIVELQFPPN801000 Green (RoHS &
MSP430F2616TPMACTIVELQFPPM64160 Green (RoHS &
MSP430F2616TPMRACTIVELQFPPM641000 Green (RoHS &
MSP430F2616TPNACTIVELQFPPN80119 Green (RoHS &
MSP430F2616TPNRACTIVELQFPPN801000 Green (RoHS &
MSP430F2617TPMACTIVELQFPPM64160 Green (RoHS &
MSP430F2617TPMRACTIVELQFPPM641000 Green (RoHS &
MSP430F2617TPNACTIVELQFPPN80119 Green (RoHS &
MSP430F2617TPNRACTIVELQFPPN801000 Green (RoHS &
MSP430F2618TPMACTIVELQFPPM64160 Green (RoHS &
(1)
Package
Type
Package
Drawing
Pins Package
Qty
Eco Plan
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
(2)
Lead/Ball Finish MSL Peak Temp
CU NIPDAULevel-3-260C-168 HR
CU NIPDAULevel-3-260C-168 HR
CU NIPDAULevel-3-260C-168 HR
CU NIPDAULevel-3-260C-168 HR
CU NIPDAULevel-3-260C-168 HR
CU NIPDAULevel-3-260C-168 HR
CU NIPDAULevel-3-260C-168 HR
CU NIPDAULevel-3-260C-168 HR
CU NIPDAULevel-3-260C-168 HR
CU NIPDAULevel-3-260C-168 HR
CU NIPDAULevel-3-260C-168 HR
CU NIPDAULevel-3-260C-168 HR
CU NIPDAULevel-3-260C-168 HR
CU NIPDAULevel-3-260C-168 HR
CU NIPDAULevel-3-260C-168 HR
CU NIPDAULevel-3-260C-168 HR
CU NIPDAULevel-3-260C-168 HR
CU NIPDAULevel-3-260C-168 HR
CU NIPDAULevel-3-260C-168 HR
CU NIPDAULevel-3-260C-168 HR
CU NIPDAULevel-3-260C-168 HR
CU NIPDAULevel-3-260C-168 HR
CU NIPDAULevel-3-260C-168 HR
CU NIPDAULevel-3-260C-168 HR
CU NIPDAULevel-3-260C-168 HR
2-Nov-2007
(3)
Addendum-Page 1
PACKAGE OPTION ADDENDUM
http://www.xinpian.net
提供单片机解密、IC解密、芯片解密业务
010-62245566 13810019655
www.ti.com
Orderable DeviceStatus
(1)
Package
Type
Package
Drawing
Pins Package
Qty
Eco Plan
(2)
MSP430F2618TPMRACTIVELQFPPM641000 Green (RoHS &
Lead/Ball Finish MSL Peak Temp
CU NIPDAULevel-3-260C-168 HR
2-Nov-2007
(3)
no Sb/Br)
MSP430F2618TPNACTIVELQFPPN80119 Green (RoHS &
CU NIPDAULevel-3-260C-168 HR
no Sb/Br)
MSP430F2618TPNRACTIVELQFPPN801000 Green (RoHS &
CU NIPDAULevel-3-260C-168 HR
no Sb/Br)
MSP430F2619TPMACTIVELQFPPM64160 Green (RoHS &
CU NIPDAULevel-3-260C-168 HR
no Sb/Br)
MSP430F2619TPMRACTIVELQFPPM641000 Green (RoHS &
CU NIPDAULevel-3-260C-168 HR
no Sb/Br)
MSP430F2619TPNACTIVELQFPPN80119 Green (RoHS &
CU NIPDAULevel-3-260C-168 HR
no Sb/Br)
MSP430F2619TPNRACTIVELQFPPN801000 Green (RoHS &
CU NIPDAULevel-3-260C-168 HR
no Sb/Br)
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in
a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check
http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements
for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered
at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and
package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS
compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame
retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)
(3)
MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder
temperature.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is
provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the
accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take
reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on
incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited
information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI
to Customer on an annual basis.
Addendum-Page 2
MECHANICAL DATA
http://www.xinpian.net
提供单片机解密、IC解密、芯片解密业务
010-62245566 13810019655
MTQF008A – JANUARY 1995 – REVISED DECEMBER 1996
PM (S-PQFP-G64) PLASTIC QUAD FLATPACK
49
64
0,50
48
0,27
0,17
33
1
7,50 TYP
10,20
SQ
9,80
12,20
SQ
11,80
16
0,08
32
17
M
0,05 MIN
0,13 NOM
Gage Plane
0,25
0°–7°
1,45
1,35
1,60 MAX
NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Falls within JEDEC MS-026
D. May also be thermally enhanced plastic with leads connected to the die pads.
0,75
0,45
Seating Plane
0,08
4040152/C 11/96
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
1
MECHANICAL DATA
http://www.xinpian.net
提供单片机解密、IC解密、芯片解密业务
010-62245566 13810019655
MTQF010A – JANUARY 1995 – REVISED DECEMBER 1996
PN (S-PQFP-G80) PLASTIC QUAD FLATPACK
61
80
1,45
1,35
0,50
60
1
9,50 TYP
12,20
SQ
11,80
14,20
SQ
13,80
0,27
0,17
20
41
0,08
M
40
21
0,05 MIN
0,13 NOM
Gage Plane
0,25
0°–7°
0,75
0,45
1,60 MAX
NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Falls within JEDEC MS-026