Texas Instruments LM5033MM, LM5033SD Schematic [ru]

OUT2
GND
CS
RT/SYNC
1
2
3
4
5
6
7
8
9
REF
V
CC
OUT1
V
IN
COMP
SS
LM5033
www.ti.com
LM5033 100V Push-Pull Voltage Mode PWM Controller
1

FEATURES

2
Internal High Voltage (100V) Start-Up Regulator
Single Resistor Oscillator Setting
Synchronizable
Precision Reference Output
Adjustable Soft-Start
Over-Current Protection
Direct Optocoupler Interface
1.5A Peak Gate Drivers
Thermal Shutdown

APPLICATIONS

Intermediate DC/DC Bus Converter
Telecommunication Power Converters
Industrial Power Converters
+42V Automotive Systems
SNVS181B –APRIL 2004–REVISED APRIL 2013
Check for Samples: LM5033

PACKAGE

VSSOP-10
WSON-10

DESCRIPTION

The LM5033 High Voltage PWM controller contains all the features needed to implement Push-Pull, Half­Bridge, and Full-Bridge topologies. Applications include closed loop voltage mode converters with a highly regulated output voltage, or an open loop "DC transformer" such as an Intermediate Bus Converter (IBC) with an efficiency >95%. Two alternating gate driver outputs with a specified deadtime are provided. The LM5033 includes a start-up regulator that operates over a wide input range of 15V to 100V. Additional features include: precision voltage reference output, current limit detection, remote shutdown, softstart, sync capability and thermal shutdown. This high speed IC has total propagation delays less than 100 ns and a 1MHz capable oscillator.

Connection Diagram

Figure 1. 10-Lead VSSOP, WSON
Package Number DGS0010A, DPR0010A
1
2All trademarks are the property of their respective owners.
PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
Copyright © 2004–2013, Texas Instruments Incorporated
LM5033
SNVS181B –APRIL 2004–REVISED APRIL 2013
PIN DESCRIPTIONS
PIN NAME DESCRIPTION APPLICATION INFORMATION
1 Vin Input Voltage Input to the start-up regulator. Input range is 15V to 90V,
with transient capability to 100V .
2 REF 2.5V precision reference output Sink only, requires an external pull-up resistor. This can
be used as a reference for external circuitry.
3 COMP PWM Input Feedback to the PWM comparator’s inverting input,
through a 3:1 divider. The output duty cycle increases as this pin’s voltage increases. Internally there is a 5k pullup to +5.2V.
4 VCC 9.6V output from the internal high voltage series pass An external voltage (10V - 15V) can be applied to this pin
regulator to shutdown the internal regulator, thereby reducing
internal dissipation. An internal diode connects Vcc to Vin.
5 OUT1 Gate Driver Output #1 Alternating output gate driver, which can source and sink
1.5A.
6 OUT2 Gate Driver Output #2 Alternating output gate driver, which can source and sink
1.5A.
7 GND Ground pin for all internal circuitry Connections to external ground must be done with care
for optimum performance. See the Functional Description and Application Information Section for more information.
8 CS Current sense input Current sense input for the current limit detection. If CS
exceeds 0.5V the outputs are disabled and the softstart pin is discharged to ground.
9 RT/ SYNC Oscillator timing resistor pin and synchronization input An external resistor to ground sets the oscillator
frequency. This pin will also accept ac-coupled synchronization pulses from an external source.
10 SS Softstart pin An internal 10µA current source and an external
capacitor set the soft-start timing. This pin can be externally pulled to below 0.5V to disable the output drivers.
WSON SUB Die Substrate The exposed die attach pad on the WSON package
DAP should be connected to a PCB thermal pad at ground
potential. For additional information on using Texas Instruments's No Pull Back WSON package, please refer to Application Note AN-1187.
www.ti.com
2 Submit Documentation Feedback Copyright © 2004–2013, Texas Instruments Incorporated
Product Folder Links: LM5033
UNDERVOLTAGE
SENSOR
OSC
REF (2)
(1) V
IN
VCC (4)
(8) CS
0.5V
OUT1 (5)
OUT2 (6)
GND (7)
REFERENCE GENERATOR
RAMP
GENERATOR
DRIVER
DRIVER
PWM
5k
5.2V
(9) Rt /Sync
SS
0.65V
10k
5k
CLK
(10) SS
(3) COMP
2.5V
10 PA
V
CC
V
CC
2.5V
0.5V
0V
5.0V
9.6V SERIES REGULATOR
START UP
CIRCUIT
THERMAL
SHUTDOWN
SENSOR
Disable
SS
Offset
4.9V
5.2V
LOGIC
Current Sense
+
-
+
-
+
-
RSQ
Q
CLR
SET
C
DQQ
LM5033
www.ti.com

Block Diagram

SNVS181B –APRIL 2004–REVISED APRIL 2013
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.
Figure 2. Functional Block Diagram
Product Folder Links: LM5033
Copyright © 2004–2013, Texas Instruments Incorporated Submit Documentation Feedback 3
LM5033
SNVS181B –APRIL 2004–REVISED APRIL 2013

Absolute Maximum Ratings

(1)(2)
www.ti.com
VINto GND -0.3V to 100V VCCto GND -0.3V to 16V Rt/Sync to GND -0.3V to 5.5V Pins 3, 8, 10 to GND -0.3V to 7.0V ESD Rating
(3)
Human Body Model 2kV Storage Temperature Range -65°C to 150°C Junction Temperature 150°C Power Dissipation
(4)
Internally Limited
(1) Absolute Maximum Ratings are limits beyond which damage to the device may occur. Operating Ratings are conditions under which
operation of the device is intended to be functional. For specifications and test conditions, see the Electrical Characteristics.
(2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and
specifications. (3) The human body model is a 100 pF capacitor discharged through a 1.5kresistor into each pin. (4) The maximum allowable power dissipation is a function of the maximum allowed junction temperature (T
(TA), and the junction-to-ambient thermal resistance (θJA). The maximum allowable power dissipation can be calculated from PD =
(T
- TA) / θJA. Excessive power dissipation will cause the thermal shutdown to activate.
J(max)

Operating Ratings

(5)
), the ambient temperature
J(max)
VINVoltage (Pin1) 15 to 90V Operating Junction Temperature -40°C to 125°C
(5) Absolute Maximum Ratings are limits beyond which damage to the device may occur. Operating Ratings are conditions under which
operation of the device is intended to be functional. For specifications and test conditions, see the Electrical Characteristics.

Electrical Characteristics

Specifications with standard typeface are for TJ= 25°C, and those with boldface type apply over full Operating Junction Temperature range. VIN= 48V, VCC= 10V applied externally, RT= 26.7k, unless otherwise stated. See
Symbol Parameter Conditions Min Typ Max Units
VCCStartup Regulator (Pins 1, 4)
VCCReg VCCVoltage Pin 4 open 9.2 9.6 10.0 V Icc-out VCCCurrent Limit Out1, Out2 disabled. Ext. 20 34 mA
Iin Startup Regulator Current Normal Operation 150 500 µA
into V
IN
UVT VCCUndervoltage VccReg - VccReg - 100 mV V
Threshold (increasing 300mV VCC)
UVT Hysteresis 2.3 2.8 3.3 (decreasing VCC)
Icc-in Supply Current from SS Pin = 0V 2 3 mA
external source to V
2.5V Reference (Pin 2)
Vref Output voltage Pin 2 sink current = 5mA 2.44 2.50 2.56 V
Current sink capability 5.0 13 mA
Current Sense (Pin 8)
CS Threshold voltage 0.45 0.50 0.55 V
supply to Vcc disconnected.
VIN= 90V Ext. VCCSupply 7 mA
Disconnected and Output Load = 1800pF
SS Pin = 0V 3 mA
CC
SS Pin = open and Output 7 Load = 1800pF
(1)
(2)
and
.
(1) Min and Max limits are 100% production tested at 25°C. Limits over the operating temperature range are specified through correlation
using Statistical Quality Control (SQC) methods. Limits are used to calculate TI’s Average Outgoing Quality Level (AOQL). (2) Typical specifications represent the most likely parametric norm at 25°C operation.
4 Submit Documentation Feedback Copyright © 2004–2013, Texas Instruments Incorporated
Product Folder Links: LM5033
LM5033
www.ti.com
SNVS181B –APRIL 2004–REVISED APRIL 2013
Electrical Characteristics (continued)
Specifications with standard typeface are for TJ= 25°C, and those with boldface type apply over full Operating Junction Temperature range. VIN= 48V, VCC= 10V applied externally, RT= 26.7k, unless otherwise stated. See
Symbol Parameter Conditions Min Typ Max Units
CS delay to output Pin 8 taken from zero to 30 ns
Current sink capability Pin 8 0.3V 3 6 mA (clocked)
Softstart (Pin 10)
Softstart current source 7 10 13 µA Softstart to Comp offset 0.25 0.50 0.75 V Open Circuit Voltage 5.0 V
Oscillator (Pin 9)
Fs1 Internal frequency Rt = 26.7 k 175 200 225 kHz Fs2 Internal frequency Rt = 8.2 k 600 kHz Vsync Sync threshold 3.2 3.8 V
Rt/Sync DC voltage 2.0 V
PWM Comparator Input (Pin 3)
t
PWM
Gain from pin 3 to PWM 0.34 V/V comparator
Maximum duty cycle at See PWM Comparator text 100 x (0.5TS- % Out1, Out2 TD)/T
Minimum duty cycle at Pin 3 = 0V. 0 % Out1, Out2
Open Circuit Voltage 4.2 5.2 6.2 V Short circuit current Pin 3 = 0V 0.6 1.1 1.5 mA
Output Drivers (Pin 5, 6)
Deadtime (TD) CLoad = 0 @ OUT1, OUT2. 85 135 185 ns
Rise Time C Fall Time C Output High Voltage Iout = 50 mA (source) Vcc-0.75 Vcc-0.25 V Output Low Voltage Iout = 100 mA (sink) 0.25 0.75 V Max. source current 1.5 A Max. sink current 1.5 A
Thermal Shutdown
T
SD
Shutdown temperature 165 °C Shutdown temperature 15 °C
hysteresis
Thermal Resistance
θ
JA
Junction to Ambient DGS0010A Package 200 °C/W
0.6V. Time for Out1 or Out2 to fall to 90% of Vcc. CLoad = 0 @ Out1, Out2
S
Time measured from 10% of falling output to 10% of rising output.
= 1nF 16 ns
Load
= 1nF 16 ns
Load
DPR0010A Package 38
(1)
(2)
and
.
Copyright © 2004–2013, Texas Instruments Incorporated Submit Documentation Feedback 5
Product Folder Links: LM5033
125
130
135
140
145
150
155
-50 0 50 100 150
DEADTIME (ns)
TEMPERATURE (oC)
-50 0 50 100 150
9.4
9.6
9.8
10.0
10.2
10.4
I
SS
(PA)
TEMPERATURE (oC)
-50 0 50 100 150 200
198
199
200
201
202
OSCILLATOR FREQUENCY (kHz)
TEMPERATURE (oC)
1
1000
100
RT (k:)
10 100
OSCILLATOR FREQUENCY (kHz)
0 2 4 6 8 10 12 14 16
VIN (V)
0
2
4
6
8
10
12
14
16
V
CC
(V)
VCC not externally powered
0 5 10 15 20 25 30 35 40
ICC (mA)
0
2
4
6
8
10
12
14
16
V
CC
(V)
LM5033
SNVS181B –APRIL 2004–REVISED APRIL 2013
V
CC
vs vs
V
IN
Figure 3. Figure 4.
Oscillator Frequency vs
vs Temperature R
T

Typical Performance Characteristics

V
CC
ICC(VIN= 48V)
Oscillator Frequency
RT= 26.7k
www.ti.com
6 Submit Documentation Feedback Copyright © 2004–2013, Texas Instruments Incorporated
Figure 5. Figure 6.
Soft Start Current Dead Time
vs vs
Temperature Temperature
Figure 7. Figure 8.
Product Folder Links: LM5033
0 20 40 60 80 100
0
2
4
6
8
10
I
IN
(mA)
VIN (V)
Output Load = 1500 pF
Pin 10 = 0V
Output Load = 0 pF
10 11 12 13 14 15
0
2
4
6
8
10
12
I
CC
(mA)
VCC (V)
Output Load = 1500 pF
Output Load = 0
SS Pin = 0V
0 5 10 15 20 25
0
0.5
1.0
1.5
2.0
2.5
3.0
3.5
V
REF
(V)
I
REF
(mA)
0 1.0 2.0 3.0 4.0 5.0
0
10
20
30
40
50
OUTPUT DUTY CYCLE (%)
COMP PIN VOLTAGE - PIN 3 (V)
LM5033
www.ti.com
SNVS181B –APRIL 2004–REVISED APRIL 2013
Typical Performance Characteristics (continued)
Output Duty Cycle
(VCCPowered Externally) (VCCNot Powered Externally)
vs V
Comp Voltage vs
RT= 16.5k I
REF
Figure 9. Figure 10.
I
CC
vs vs
V
CC
I
V
REF
IN
IN
Copyright © 2004–2013, Texas Instruments Incorporated Submit Documentation Feedback 7
Figure 11. Figure 12.
Product Folder Links: LM5033
LM5033
SNVS181B –APRIL 2004–REVISED APRIL 2013
www.ti.com

FUNCTIONAL DESCRIPTION

The LM5033 High Voltage PWM controller contains all of the features needed to implement Push-Pull and Bridge topologies, using voltage-mode control in a small 10 pin package. Features included are: startup regulator, precision 2.5V reference output, current limit detection, alternating gate drivers, sync capability, thermal shutdown, softstart, and remote shutdown. This high speed IC has total propagation delays <100 ns. These features simplify the design of an open loop DC-DC converter, or a voltage controlled closed loop converter. The Functional Block Diagram is shown in Figure 2.

High Voltage Start-Up Regulator (Pins 1, 4)

The LM5033 contains an internal high voltage startup regulator. The input pin (VIN) can be connected directly to line voltages as high as 90V for normal operation, and can withstand transients to 100V. The regulator output at VCC(9.6V) is internally current limited and sources a minimum of 20mA. Upon power up, the capacitor at VCCwill charge up, providing a time delay while internal circuits stabilize. When VCCreaches the upper threshold of the under-voltage sensor (typically 9.5V), the under-voltage sensor resets, enabling the output drivers, although the PWM duty cycle will initially be at zero. As the Softstart capacitor then charges up (described below) the output duty cycle will increase until regulated by the PWM control loop. The value of the VCCcapacitor which affects the above mentioned delay depends on the total system design and its start-up characteristics. The recommended range of values for the VCCcapacitor is 0.1 to 50µF.
The lower threshold of the under-voltage sensor is typically at 6.8V. If VCCfalls below this value the outputs are disabled and the softstart capacitor is discharged. When VCCis again increased above the upper threshold the outputs are enabled, and the softstart sequence repeats.
The LM5033’s internal power dissipation can be reduced by powering VCCfrom an external supply. Typically this is done by means of an auxiliary transformer winding which is diode connected to the VCCpin to provide 10-15V to VCCas the controller completes the start-up sequence. The externally applied VCCvoltage will cause the internal regulator to shut off. The under-voltage sensor circuit will still function in this mode, requiring that the external VCCcapacitor be sized so that VCCnever falls below 6.8V. The required current into the VCCpin from the external source is shown in Typical Performance Characteristics (ICCvs. VCC).
If a fault condition occurs such that the external supply to VCCfails, external current draw from the VCCpin must be limited as to not exceed the regulator’s current limit, or the maximum power dissipation of the IC. An external start-up or other bias rail can be used instead of the internal start-up regulator by connecting the VCCand the V pins together and feeding the external bias voltage (10-15V) into that node.
A thermal shutdown protection will activate if the die temperature exceeds 165ºC, disabling the outputs (OUT1 and OUT2), and shutting down the VCCregulator. When the die temperature has reduced below 150°C (typical hysteresis = 15°C) the VCCregulator is enabled and a softstart sequence will initiate.
IN

Reference (Pin 2)

The Ref pin provides a reference voltage of 2.5V, ±2.4%. The pin is internally connected to an NMOS FET drain at the buffer amplifier’s output, allowing it to sink, but not source current. An external pullup resistor is required. Current into the pin must be limited to less than 20 mA to maintain regulation. See the graph in the Typical
Performance Characteristics.
During start-up if the pullup voltage is present before the reference amplifier establishes regulation, the voltage on pin 2 must not exceed 5.5V. If this reference is not used the Ref pin can float or be connected to ground.

PWM Comparator (Pin 3), Duty Cycle and Deadtime

The PWM comparator compares an internal ramp signal (0 - 0.65V) with the loop error voltage derived from the Comp pin (pin 3). The Comp voltage is typically set by an external error amplifier through an optocoupler for closed loop applications. Internally, the voltage at the Comp pin passes through two level shifting diodes, and a gain reducing 3:1 resistor divider. The output of the PWM comparator provides the pulse width information to the output drivers (Out1 and Out2). This comparator is optimized for speed in order to achieve minimum discernable duty cycles. The output duty cycle is 0% for V
Performance Characteristics. The maximum duty cycle for each output is limited to less than 50% due to the
forced deadtime. The typical deadtime between the falling edge of one gate driver output and the rising edge of the other gate driver output is 135 ns, and does not vary with frequency. The maximum duty cycle for each output can be calculated from:
8 Submit Documentation Feedback Copyright © 2004–2013, Texas Instruments Incorporated
Product Folder Links: LM5033
< 1.5V, and maximum for V
COMP
> 3.5V. See the Typical
COMP
Loading...
+ 17 hidden pages