Texas Instruments DAC3152EVM, DAC3162EVM User Manual
User's Guide
SBOU096A–November 2010–Revised January 2011
DAC31x2EVM
This document is a user's guide for the DAC31x2EVM, an evaluation fixture for the DAC3152 and
DAC3162 (DAC31x2) series of dual-channel, 10-/12-bit, 500-MSPS digital-to-analog converters (DACs).
The DAC31x2EVM includes the TRF3703-33 quadrature modulator to facilitate measuring the output
signals at a desired RF frequency. The EVM also includes the CDCP1803 clock buffer that distributes the
clocks to the DAC, as well as a pattern generator. This EVM is ideally suited for mating with the TSW3100
pattern generation card for evaluating QAM, WCDMA, LTE, or other high-performance modulation
schemes. For more information about the DAC31x2 family, see the product data sheet (available for
download at www.ti.com).
Throughout this document, the acronym EVM and the phrases evaluation module and evaluation fixture
are synonymous with the DAC31x2EVM.
Contents
1 Introduction .................................................................................................................. 2
2 Testing and Configuration ................................................................................................. 3
List of Figures
1 DAC31x2EVM Block Diagram............................................................................................. 2
2 DAC31x2EVM Test Setup ................................................................................................. 3
3 TSW3100 CommsSignalPattern (WCDMA) Programming GUI ...................................................... 4
4 DAC3162EVM and TRF3703-33 WCDMA Output ..................................................................... 5
5 DAC3162EVM Transformer-Coupled Output at 30 MHz IF ........................................................... 6
All trademarks are the property of their respective owners.
SBOU096A–November 2010–Revised January 2011 DAC31x2EVM
Submit Documentation Feedback
1
© 2010–2011, Texas Instruments Incorporated
+
J2
J9
Optional DAC
Output
+
J3
Optional DAC
Output
J11
J10
RF
LO
TRF3703-33
DAC31x2
A
B
Y0
Y1
DAC_CLK
(LVPECL,
ac-coupled)
DATA
Data_CLK
(LVDS,
dc-coupled)
IN
External CLK Input:
0.5 V Single-ended
500 MSPS Max
(LVPECL, ac-coupled)
RMS
!
!
FPGA CLK:
TSW3100
LVPECL, dc-coupled)
!
(
CDCP1803
PowerSupply
Circuits
5 V GND
Introduction
1 Introduction
1.1 Block Diagram
Figure 1 shows the DAC31x2EVM block diagram.
www.ti.com
1.2 Software Control
No software is required to use the DAC31x2EVM.
2
DAC31x2EVM SBOU096A–November 2010–Revised January 2011
Figure 1. DAC31x2EVM Block Diagram
© 2010–2011, Texas Instruments Incorporated
Submit Documentation Feedback
DAC31x2
J13
J12
J10
J11
J9
J13
J9
TSW3100
Ethernet
PC
+5 V
+5 V/GND
PSA
LO Source
CLK Source
www.ti.com
2 Testing and Configuration
This section outlines the basic procedure for testing the DAC31x2EVM.
2.1 Test Set-Up
Figure 2 illustrates the test configuration for general testing of the DAC31x2 with the TSW3100 pattern
generation card.
Testing and Configuration
Figure 2. DAC31x2EVM Test Setup
2.2 Test Set-Up Connections
Follow these procedures to properly connect the DAC31x2EVM and the TSW3100 pattern generator.
TSW3100 Pattern Generator:
• Connect a 5-V power supply to J9, the 5V_IN jack of the TSW3100EVM.
• Connect the PC Ethernet port to J13, the Ethernet port of the TSW3100. The cable should be a
standard crossover Cat5e Ethernet cable.
DAC31x2EVM:
• Connect the J5 connector of DAC31x2EVM to connector J74 of the TSW3100EVM.
• Connect 5 V and Ground to connectors J12 and J13 respectively.
• Provide a 0.5-V
• Provide a 7-dBm, 350-MHz to 4-GHz local oscillator (LO) source at port J10 of the DAC31x2EVM. This
input provides the LO source to the TRF3703-33 modulators.
• Connect the RF output port of (J11) to the spectrum analyzer.
DAC31x2EVM Jumpers:
Power distribution to the DAC31x2 and CDCP1803 devices on the EVM can be achieved through
low-dropout regulators (LDOs) or dc-dc converters. Jumpers JP24, JP25, JP26, and JP27 allow the
user to choose one of the power schemes from these two available options. The default setting of
these jumpers is shown; these settings use power management for the ICs through dc-dc switchers.
• JP24 on pin {1,2}
• JP25 on pin {1,2}
• JP26 on pin {1,2}
• JP27 on pin {1,2}
Jumper JP4 supplies power to the TRF3703-33 modulator. This jumper must be installed in order to use
the modulator.
, 500-MHz (max) clock at J9, the CLOCK IN SMA port of the DAC31x2EVM.
RMS
SBOU096A–November 2010–Revised January 2011 DAC31x2EVM
Submit Documentation Feedback
3
© 2010–2011, Texas Instruments Incorporated
Loading...