TEXAS INSTRUMENTS CDC340 Technical data
查询CDC340供应商
CDC340
1-LINE TO 8-LINE CLOCK DRIVER
SCAS332B – DECEMBER 1992 – REVISED MA Y 1997
D
Low Output Skew, Low Pulse Skew for
Clock-Distribution and Clock-Generation
DW PACKAGE
(TOP VIEW)
Applications
D
TTL-Compatible Inputs and Outputs
D
Distributes One Clock Input to Eight
Outputs
D
Distributed VCC and Ground Pins Reduce
Switching Noise
D
High-Drive Outputs (–48-mA IOH,
48-mA I
D
State-of-the-Art
OL
)
EPIC-ΙΙB
BiCMOS Design
Significantly Reduces Power Dissipation
D
Package Options Include Plastic
Small-Outline (DW) and Shrink
V
CC
1G
2G
P0
P1
V
CC
2Y4
2Y3
GND
1
2
3
A
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
V
CC
1Y1
1Y2
GND
1Y3
1Y4
GND
2Y1
2Y2
GND
description
The CDC340 is a high-performance clock-driver circuit that distributes one (A) input signal to eight (Y) outputs
with minimum skew for clock distribution. Through the use of the control pins (1G and 2G), the outputs can be
placed in a high state regardless of the A input.
The propagation delays are adjusted at the factory using the P0 and P1 pins. These pins are not intended for
customer use and should be strapped to GND.
The CDC340 is characterized for operation from 0°C to 70°C.
FUNCTION TABLE
INPUTS
1G 2G A 1Y1–1Y4 2Y1–2Y4
X X L H H
L LH H H
L HH H L
H LH L H
H H H L L
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
OUTPUTS
EPIC-ΙΙB is a trademark of Texas Instruments Incorporated.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
Copyright 1997, Texas Instruments Incorporated
1
CDC340
1-LINE TO 8-LINE CLOCK DRIVER
SCAS332B – DECEMBER 1992 – REVISED MA Y 1997
logic symbol
†
This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
†
1G
2G
2
3
4
A
G1
G2
1
1
1
1
2
2
2
2
logic diagram (positive logic)
2
1G
3
2G
19
18
16
15
13
12
1Y1
1Y2
1Y3
1Y4
2Y1
2Y2
9
2Y3
8
2Y4
19
1Y1
18
1Y2
16
1Y3
15
1Y4
4
A
13
12
2Y1
2Y2
9
2Y3
8
2Y4
2
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
f
Input clock frequenc
MH
PARAMETER
TEST CONDITIONS
MIN
MAX
UNIT
I
CC
,
O
,
mA
CDC340
1-LINE TO 8-LINE CLOCK DRIVER
SCAS332B – DECEMBER 1992 – REVISED MA Y 1997
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage range, V
Input voltage range, VI (see Note 1) –0.5 V to 7 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Voltage range applied to any output in the high state or power-off state,
VO (see Note 1) –0.5 V to VCC + 0.5 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Current into any output in the low state, IO 96 mA. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Input clamp current, I
Maximum power dissipation at TA = 55°C (in still air) (see Note 2):DW package 1.6 W. . . . . . . . . . . . . . . . . .
Storage temperature range, T
†
Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.
For more information, refer to the
Data Book
, literature number SCBD002.
–0.5 V to 7 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
CC
(V
< 0) –18 mA. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
IK
I
–65°C to 150°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
stg
Package Thermal Considerations
Application Note in the
ABT Advanced BiCMOS Technology
recommended operating conditions (see Note 3)
MIN MAX UNIT
V
CC
V
IH
V
IL
V
I
I
OH
I
OL
clock
T
A
NOTE 3: Unused inputs must be held high or low to prevent them from floating.
Supply voltage 4.75 5.25 V
High-level input voltage 2 V
Low-level input voltage 0.8 V
Input voltage 0 V
High-level output current –48 mA
Low-level output current 48 mA
p
Operating free-air temperature 0 70 °C
y
One output back loaded 80
Both output banks loaded
CC
V
40
†
z
electrical characteristics over recommended operating free-air temperature range (unless
otherwise noted)
TA = 25°C
MIN TYP‡MAX
V
IK
V
OH
V
OL
I
I
§
I
O
CC
C
‡
All typical values are at VCC = 5 V.
§
No more than one output should be tested at a time, and the duration of the test should not exceed one second.
i
VCC = 4.75 V, II = –18 mA –1.2 –1.2 V
VCC = 4.75 V, IOH = – 3 mA 2.5 2.5
VCC = 5 V, IOH = – 3 mA 3 3
VCC = 4.75 V, IOH = – 48 mA 2 2
VCC = 4.75 V, IOL = 48 mA 0.5 V
VCC = 5.25 V, VI = VCC or GND ±1 ±1 µA
VCC = 5.25 V, VO = 2.5 V –50 –100 –200 –50 –200 mA
V
= 5.25 V, I
VI = VCC or GND
VI = 2.5 V or 0.5 V 3 pF
= 0,
Outputs high 2 3.5
Outputs low 24 33
V
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
3
Loading...