Texas Instruments CD74HC4017E, CD74HC4017PWR, CD74HC4017M96, CD74HC4017M Datasheet

Data sheet acquired from Harris Semiconductor

/
j

SCHS200

November 1997

CD74HC4017

High Speed CMOS Logic

Decade Counter/Divider with 10 Decoded Outputs

[ /Title
(CD74
HC401

7)
Sub­ect

(High
Speed
CMOS
Logic
Decade
Counte

Features

• Fully Static Operation

• Buffered Inputs

• Common Reset

• Positive Edge Clocking

• Typical f

• Fanout (Over Temperature Range)

- Standard Outputs. . . . . . . . . . . . . . . 10 LSTTL Loads

- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads

• Wide Operating Temperature Range . . . -55

• Balanced Propagation Delay and Transition Times

• Significant Power Reduction Compared to LSTTL
Logic ICs

• HC Types

- 2V to 6V Operation

- High Noise Immunity: N

at VCC = 5V

= 50MHz at VCC=5V,CL= 15pF, TA=25oC

MAX

o

= 30%, NIH = 30% of V

IL

C to 125oC

Description

The Harris CD74HC4017 is a high speed silicon gate CMOS
5-stage Johnson counter with 10 decoded outputs. Each of
the decoded outputs is normally low and sequentially goes
high on the low to high transition clock period of the 10 clock
period cycle. The CARRY (TC) output transitions low to high
after OUTPUT 10 goes low, and can be used in conjunction
with the CLOCK ENABLE (
The CLOCK ENABLE input disables counting when in the
high state. A RESET (MR) input is also provided which when
taken high sets all the decoded outputs, except “0”, low.

The device can drive up to 10 low power Schottky equivalent
loads.

CE) to cascade several stages.

Ordering Information

PART NUMBER TEMP. RANGE (oC) PACKAGE

CD74HC4017E -55 to 125 16 Ld PDIP E16.3

NOTES:

CC

1. When ordering,use the entire part number.Add the suffix 96 to
obtain the variant in the tape and reel.

2. Wafer ordie forthis part numberis availablewhich meets all elec­trical specifications. Please contact your local sales office or
Harris customer service for ordering information.

PKG.

NO.

Pinout

CD74HC4017

(PDIP)

TOP VIEW

16

1

5

2

1

3

0

4

2

5

6

6

7

7

3

8

GND

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.
Copyright

© Harris Corporation 1997

1

V

CC

MR

15
14

CP

13

CE

12

TC
9

11
10

4

9

8

File Number 1639.1

Functional Diagram

NOTE:
H = High Level
L = Low Level

↑ = High to Low Transition
↓ = Low to High Transition

X = Don’t Care.
† If n < 5 TC = H, Otherwise = L

CD74HC4017

3

0

CLOCK
CLOCK

ENABLE

MASTER

14

13

15

RESET

TRUTH TABLE

CP CE MR OUTPUT STATE †

L X L No Change
X H L No Change
X X H “0” = H, “1”-”9” = L

↑ L L Increments Counter
↓ X L No Change

X ↑ L No Change

H ↓ L Increments Counter

2
4
7
10
1
5
6
9
11
12

1
2
3
4
5
6
7

DECODED DECIMAL OUT

8
9

TERMINAL
COUNT

2

CD74HC4017

Absolute Maximum Ratings Thermal Information

DC Supply Voltage, VCC. . . . . . . . . . . . . . . . . . . . . . . . -0.5V to 7V

DC Input Diode Current, I

IK

For VI < -0.5V or VI > VCC + 0.5V. . . . . . . . . . . . . . . . . . . . . .±20mA

DC Output Diode Current, I

OK

For VO < -0.5V or VO > VCC + 0.5V . . . . . . . . . . . . . . . . . . . .±20mA

DC Output Source or Sink Current per Output Pin, I

O

For VO > -0.5V or VO < VCC + 0.5V . . . . . . . . . . . . . . . . . . . .±25mA

DC VCC or Ground Current, I

CC orIGND

. . . . . . . . . . . . . . . . . .±50mA

Operating Conditions

Temperature Range, TA . . . . . . . . . . . . . . . . . . . . . . -55oC to 125oC

Supply Voltage Range, V

HC Types . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .2V to 6V

HCT Types . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .4.5V to 5.5V

DC Input or Output Voltage, VI, VO . . . . . . . . . . . . . . . . . 0V to V

Input Rise and Fall Time

2V . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1000ns (Max)

4.5V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 500ns (Max)

6V . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 400ns (Max)

CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation
of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

3. θJA is measured with the component mounted on an evaluation PC board in free air.

CC

Thermal Resistance (Typical, Note 3) θJA (oC/W)

PDIP Package. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 90

Maximum Junction Temperature. . . . . . . . . . . . . . . . . . . . . . . 150oC

Maximum Storage Temperature Range . . . . . . . . . .-65oC to 150oC

Maximum Lead Temperature (Soldering 10s). . . . . . . . . . . . . 300oC

(SOIC - Lead Tips Only)

CC

DC Electrical Specifications

TEST

CONDITIONS

PARAMETER SYMBOL

High Level Input
Voltage

Low Level Input
Voltage

High Level Output
Voltage

V

IH

V

IL

V

OH

CMOS Loads

High Level Output
Voltage
TTL Loads

Low Level Output
Voltage

V

OL

CMOS Loads

Low Level Output
Voltage
TTL Loads

Input Leakage
Current

Quiescent Device
Current

I

I

I

CC

NOTE: For dual-supply systems theoretical worst case (V

(V) IO(mA) MIN TYP MAX MIN MAX MIN MAX

I

- - 2 1.5 - - 1.5 - 1.5 - V

- - 2 - - 0.5 - 0.5 - 0.5 V

VIHor VIL-0.02 2 1.9 - - 1.9 - 1.9 - V

-0.02 4.5 4.4 - - 4.4 - 4.4 - V

-0.02 6 5.9 - - 5.9 - 5.9 - V

- - ---- - - - V

-4 4.5 3.98 - - 3.84 - 3.7 - V

-5.2 6 5.48 - - 5.34 - 5.2 - V

VIHor VIL0.02 2 - - 0.1 - 0.1 - 0.1 V

0.02 4.5 - - 0.1 - 0.1 - 0.1 V

0.02 6 - - 0.1 - 0.1 - 0.1 V

- - ---- - - - V

4 4.5 - - 0.26 - 0.33 - 0.4 V

5.2 6 - - 0.26 - 0.33 - 0.4 V

VCC or

-6--±0.1 - ±1-±1 µA

GND

VCC or

0 6 - - 8 - 80 - 160 µA

GND

o

C -40oC TO 85oC -55oC TO 125oC

V

CC

25

(V)

4.5 3.15 - - 3.15 - 3.15 - V
6 4.2 - - 4.2 - 4.2 - V

4.5 - - 1.35 - 1.35 - 1.35 V
6 - - 1.8 - 1.8 - 1.8 V

= 2.4V, VCC = 5.5V) specification is 1.8mA.

I

UNITSV

3