查询CD74AC251供应商
CD74AC251,
Data sheet acquired from Harris Semiconductor
SCHS246
August 1998
Features
• Buffered Inputs
• Typical Propagation Delay
- 6ns at V
= 5V, TA = 25oC, CL = 50pF
CC
• Exceeds 2kV ESD Protection MIL-STD-883, Method
3015
• SCR-Latchup-Resistant CMOS Process and Circuit
Design
• Speed of Bipolar FAST™/AS/S with Significantly
Reduced Power Consumption
• Balanced Propagation Delays
• AC Types Feature 1.5V to 5.5V Operation and
Balanced Noise Immunity at 30% of the Supply
• ±24mA Output Drive Current
- Fanout to 15 FAST™ ICs
- Drives 50Ω Transmission Lines
Pinout
CD74AC251, CD74ACT251
(PDIP, SOIC)
TOP VIEW
V
16
CC
I
15
4
14
I
5
13
I
6
12
I
7
11
S0
10
S1
S2
9
OE
GND
1
I
3
2
I
2
3
I
1
4
I
0
5
Y
6
Y
7
8
CD74ACT251
8-Input Multiplexer, Three-State
Description
The CD74AC251 and CD74ACT251 8-input multiplexers that
utilize the Harris Advanced CMOS Logic technology. This
multiplexerfeatures both true (Y) and complement (
as well as an Output Enable (
OE) input. The OE must be at a
LOW logic level to enable this device. When the
HIGH, both outputs are in the high-impedance state. When
enabled, address inf ormation on the data select inputs determines which data input is routed to the Y and
Ordering Information
PART
NUMBER
CD74AC251E 0 to 70oC, -40 to 85,
CD74ACT251E 0 to 70oC, -40 to 85,
CD74AC251M 0 to 70oC, -40 to 85,
CD74ACT251M 0 to 70oC, -40 to 85,
NOTES:
1. When ordering, usethe entire part number.Add the suffix 96to
obtain the variant in the tape and reel.
2. Waferanddieforthispart number is available which meets all electrical specifications. Pleasecontact your local salesoffice or Harris
customer service for ordering information.
TEMP.
RANGE (oC) PACKAGE
16 Ld PDIP E16.3
-55 to 125
16 Ld PDIP E16.3
-55 to 125
16 Ld SOIC M16.15
-55 to 125
16 Ld SOIC M16.15
-55 to 125
Y) outputs
OE input is
Y outputs.
PKG.
NO.
CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.
FAST™ is a Trademark of Fairchild Semiconductor.
Copyright
© Harris Corporation 1998
1
File Number 1981.1
CD74AC251, CD74ACT251
Functional Diagram
THREE-STATE
DISABLE OE
I
0
I
1
I
2
I
CHANNEL
INPUTS
DAT A
SELECT
3
15
I
4
14
I
5
13
I
6
12
I
7
11
S
0
10
S
1
S
2
TRUTH TABLE
INPUTS OUTPUTS
SELECT
OUTPUT ENABLE OE Y YS2 S1 S0
XXX H ZZ
LLL L I
LLH L I
LHL L I
LHH L I
HLL L I
HLH L I
HHL L I
HHH L I
H = High logic level,L=Lowlogic level,Z = High impedance (off),
X = Irrelevant, I0, I1...I7 = The level of the respective input
7
4
3
2
1
5
Y
OUTPUTS
6
Y
9
I
0
I
1
I
2
I
3
I
4
I
5
I
6
I
7
0
1
2
3
4
5
6
7
2
CD74AC251, CD74ACT251
Absolute Maximum Ratings Thermal Information
DC Supply Voltage, VCC. . . . . . . . . . . . . . . . . . . . . . . . -0.5V to 6V
DC Input Diode Current, I
For VI < -0.5V or VI > VCC + 0.5V. . . . . . . . . . . . . . . . . . . . . .±20mA
DC Output Diode Current, I
For VO < -0.5V or VO > VCC + 0.5V . . . . . . . . . . . . . . . . . . . .±50mA
DC Output Source or Sink Current per Output Pin, I
For VO > -0.5V or VO < VCC + 0.5V . . . . . . . . . . . . . . . . . . . .±50mA
DC VCC or Ground Current, I
IK
OK
CC orIGND
O
(Note 3) . . . . . . . . .±100mA
Operating Conditions
Temperature Range, TA . . . . . . . . . . . . . . . . . . . . . . -55oC to 125oC
Supply Voltage Range, VCC (Note 4)
AC Types. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .1.5V to 5.5V
ACT Types . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .4.5V to 5.5V
DC Input or Output Voltage, VI, VO . . . . . . . . . . . . . . . . . 0V to V
Input Rise and Fall Slew Rate, dt/dv
AC Types, 1.5V to 3V . . . . . . . . . . . . . . . . . . . . . . . . . 50ns (Max)
AC Types, 3.6V to 5.5V. . . . . . . . . . . . . . . . . . . . . . . . 20ns (Max)
ACT Types, 4.5V to 5.5V. . . . . . . . . . . . . . . . . . . . . . . 10ns (Max)
CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation
of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
NOTES:
3. For up to 4 outputs per device, add ±25mA for each additional output.
4. Unless otherwise specified, all voltages are referenced to ground.
5. θJA is measured with the component mounted on an evaluation PC board in free air.
Thermal Resistance (Typical, Note 5) θJA (oC/W)
PDIP Package. . . . . . . . . . . . . . . . . . . . . . . . . . . . . ___
SOIC Package. . . . . . . . . . . . . . . . . . . . . . . . . . . . . ___
Maximum Junction Temperature (Plastic Package) . . . . . . . . . . 150oC
Maximum Storage Temperature Range . . . . . . . . . .-65oC to 150oC
Maximum Lead Temperature (Soldering 10s) . . . . . . . . . . . . . 300oC
CC
DC Electrical Specifications
PARAMETER SYMBOL
AC TYPES
High Level Input Voltage V
Low Level Input Voltage V
High Level Output Voltage V
IH
IL
OH
TEST
CONDITIONS
- - 1.5 1.2 - 1.2 - 1.2 - V
- - 1.5 - 0.3 - 0.3 - 0.3 V
VIH or V
-0.05 1.5 1.4 - 1.4 - 1.4 - V
IL
-0.05 3 2.9 - 2.9 - 2.9 - V
-0.05 4.5 4.4 - 4.4 - 4.4 - V
-4 3 2.58 - 2.48 - 2.4 - V
-24 4.5 3.94 - 3.8 - 3.7 - V
-75
(Note 6, 7)
-50
(Note 6, 7)
V
CC
(V)
3 2.1 - 2.1 - 2.1 - V
5.5 3.85 - 3.85 - 3.85 - V
3 - 0.9 - 0.9 - 0.9 V
5.5 - 1.65 - 1.65 - 1.65 V
5.5 - - 3.85 - - - V
5.5----3.85 - V
25oC
-40oC TO
85oC
-55oC TO
125oC
UNITSVI(V) IO(mA) MIN MAX MIN MAX MIN MAX
3