Texas Instruments CD74ACT245SM96, CD74ACT245SM, CD74ACT245M96, CD74ACT245M, CD74ACT245E Datasheet

CD74AC245,

[ /Title
(CD74
AC245
,
CD74
ACT24

5)
/Sub­ject
(Octal­Bus
Trans­ceiver,
Three­State,
Non­Invert­ing)
/Autho
r ()
/Key­words
(Har­ris
Semi­con­ductor,
Advan
ced
CMOS
,Harris
Semi­con-

Data sheet acquired from Harris Semiconductor
SCHS245

September 1998

Features

• Buffered Inputs

• Typical Propagation Delay

- 4ns at V

• Exceeds 2kV ESD Protection MIL-STD-883, Method
3015

• SCR-Latchup-Resistant CMOS Process and Circuit
Design

• Speed of Bipolar FAST™/AS/S with Significantly
Reduced Power Consumption

• Balanced Propagation Delays

• AC Types Feature 1.5V to 5.5V Operation and
Balanced Noise Immunity at 30% of the Supply

• ±24mA Output Drive Current

- Fanout to 15 FAST™ ICs

- Drives 50Ω Transmission Lines

= 5V, TA = 25oC, CL = 50pF

CC

Pinout

DIR

A0
A1
A2
A3
A4
A5
A6
A7

GND

Description

The CD74AC245 and CD74ACT245 are octal-bus transceiv­ers that utilize the Harris Advanced CMOS Logic technology.
They are non-inverting three-state bidirectional transceiver­buffers intendedfor two-way transmission from “A” bus to “B”
bus or “B” bus to “A”. The logic level present on the direction
input (DIR) determines the data direction. When the output
enable input (
impedance state.

Ordering Information

PART

NUMBER

CD74AC245E -55 to 125 20 Ld PDIP E20.3
CD74ACT245E -55 to 125 20 Ld PDIP E20.3
CD74AC245M -55 to 125 20 Ld SOIC M20.3
CD74ACT245M -55 to 125 20 Ld SOIC M20.3
CD74AC245SM -55 to 125 20 Ld SSOP M20.15
CD74ACT245SM -55 to 125 20 Ld SSOP M20.15

NOTES:

1. When ordering, use the entire part number. Add the suffix 96 to
obtain the variant in the tape and reel.

2. Wafer and die for this part number is availablewhichmeetsallelec­trical specifications. Please contact your local sales office or Harris
customer service for ordering information.

CD74AC245, CD74ACT245

(PDIP, SSOP, SOIC)

TOP VIEW

1
2
3
4
5
6
7
8
9

10

V

20

CC

OE

19

B0

18

B1

17

B2

16

B3

15

B4

14

B5

13
12

B6
B7

11

CD74ACT245

Octal-Bus Transceiver,

Three-State, Non-Inverting

OE) is HIGH, the outputs are in the high-

TEMP.

RANGE (oC) PACKAGE

PKG.

NO.

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.
FAST™ is a Trademark of Fairchild Semiconductor.

Copyright

© Harris Corporation 1998

1

File Number 1907.1

Functional Diagram

CD74AC245, CD74ACT245

A0

A1

A2

A3

A4

A5

A6

A7

DIR

OE

2

3

4

5

6

7

8

9

1

19

18

B0

17

B1

16

B2

15

B3

14

B4

13

B5

12

B6

11

B7

TRUTH TABLE

CONTROL INPUTS

OPERATIONOE DIR

L L B Data to A Bus
L H A Data to B Bus

H X Isolation

H = High Level, L = Low Level, X = Irrelevant
To prevent excess currents in the High-Z (isolation) modes, all I/O
terminals should be terminated with 10kΩ to 1MΩ resistors.

2

CD74AC245, CD74ACT245

Absolute Maximum Ratings Thermal Information

DC Supply Voltage, VCC. . . . . . . . . . . . . . . . . . . . . . . . -0.5V to 6V

DC Input Diode Current, I

For VI < -0.5V or VI > VCC + 0.5V. . . . . . . . . . . . . . . . . . . . . .±20mA

DC Output Diode Current, I

For VO < -0.5V or VO > VCC + 0.5V . . . . . . . . . . . . . . . . . . . .±50mA

DC Output Source or Sink Current per Output Pin, I

For VO > -0.5V or VO < VCC + 0.5V . . . . . . . . . . . . . . . . . . . .±50mA

DC VCC or Ground Current, I

IK

OK

CC orIGND

O

(Note 3) . . . . . . . . .±100mA

Operating Conditions

Temperature Range, TA . . . . . . . . . . . . . . . . . . . . . . -55oC to 125oC

Supply Voltage Range, VCC (Note 4)

AC Types. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .1.5V to 5.5V

ACT Types . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .4.5V to 5.5V

DC Input or Output Voltage, VI, VO . . . . . . . . . . . . . . . . . 0V to V

Input Rise and Fall Slew Rate, dt/dv

AC Types, 1.5V to 3V . . . . . . . . . . . . . . . . . . . . . . . . . 50ns (Max)

AC Types, 3.6V to 5.5V. . . . . . . . . . . . . . . . . . . . . . . . 20ns (Max)

ACT Types, 4.5V to 5.5V. . . . . . . . . . . . . . . . . . . . . . . 10ns (Max)

CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation
of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTES:

3. For up to 4 outputs per device, add ±25mA for each additional output.

4. Unless otherwise specified, all voltages are referenced to ground.

5. θJA is measured with the component mounted on an evaluation PC board in free air.

Thermal Resistance (Typical, Note 5) θJA (oC/W)

PDIP Package. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 125

SOIC Package. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 120

SSOP Package . . . . . . . . . . . . . . . . . . . . . . . . . . . . 130

Maximum Junction Temperature (Plastic Package) . . . . . . . . . . 150oC

Maximum Storage Temperature Range . . . . . . . . . .-65oC to 150oC

Maximum Lead Temperature (Soldering 10s) . . . . . . . . . . . . . 300oC

CC

DC Electrical Specifications

PARAMETER SYMBOL

AC TYPES

High Level Input Voltage V

Low Level Input Voltage V

High Level Output Voltage V

IH

IL

OH

TEST

CONDITIONS

- - 1.5 1.2 - 1.2 - 1.2 - V

- - 1.5 - 0.3 - 0.3 - 0.3 V

VIH or V

-0.05 1.5 1.4 - 1.4 - 1.4 - V

IL

-0.05 3 2.9 - 2.9 - 2.9 - V

-0.05 4.5 4.4 - 4.4 - 4.4 - V

-4 3 2.58 - 2.48 - 2.4 - V

-24 4.5 3.94 - 3.8 - 3.7 - V

-75

(Note 6, 7)

-50

(Note 6, 7)

V

CC

(V)

3 2.1 - 2.1 - 2.1 - V

5.5 3.85 - 3.85 - 3.85 - V

3 - 0.9 - 0.9 - 0.9 V

5.5 - 1.65 - 1.65 - 1.65 V

5.5 - - 3.85 - - - V

5.5----3.85 - V

25oC

-40oC TO
85oC

-55oC TO
125oC

UNITSVI(V) IO(mA) MIN MAX MIN MAX MIN MAX

3