Texas Instruments CD74HCT564M, CD74HCT564E, CD74HCT534E, CD74HC534E, CD74HC564M Datasheet

CD74HC534, CD74HCT534,

[ /Title
(CD74
HC534
,
CD74
HCT53
4,
CD74
HC564
,
CD74
HCT56

Data sheet acquired from Harris Semiconductor
SCHS188

High Speed CMOS Logic Octal D-Type Flip-Flop,

January 1998

Features

• Buffered Inputs

• Common Three-State Output-Enable Control

• Three-State Outputs

• Bus Line Driving Capability

• Typical Propa gation Delay = 13ns at V
C

= 15pF, TA = 25oC (Clock to Output)

L

• Fanout (Over Temperature Range)

- Standard Outputs. . . . . . . . . . . . . . . 10 LSTTL Loads

- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads

• Wide Operating Temperature Range . . . -55

• Balanced Propagation Delay and Transition Times

• Significant Power Reduction Compared to LSTTL
Logic ICs

• HC Types

- 2V to 6V Operation

- High Noise Immunity: N

= 30%, NIH = 30% of V

IL

at VCC = 5V

• HCT Types

- 4.5V to 5.5V Operation

- Direct LSTTL Input Logic Compatibility,

V

= 0.8V (Max), VIH = 2V (Min)

IL

- CMOS Input Compatibility, I

≤ 1µA at VOL, V

l

CC

= 5V,

o

CD74HC564, CD74HCT564

Three-State Inverting Positive-Edge Triggered

Description

The Harris CD74HC534, CD74HCT534, CD74HC564 and
CD74HCT564 are high speed Octal D-Type Flip-Flops manu­factured with silicon gate CMOS technology. The y possess
the low power consumption of standard CMOS integrated cir­cuits, as well as the ability to drive 15 LSTTL loads. Due to the
large output drive capability and the three-state feature, these
devices are ideally suited for interfacing with bus lines in a bus
organized system. The two types are functionally identical and
differ only in their pinout arrangements.

The CD74HC534, CD74HCT534, CD74HC564 and
CD74HCT564 are positive edge triggered flip-flops. Data at
the D inputs, meeting the setup and hold time requirements,

C to 125oC

OH

are inverted and transferred to the Q outputs on the positive
going transition of the CLOCK input. When a high logic level is
applied to the OUTPUT ENABLE input, all outputs go to a
high impedance state, regardless of what signals are present
at the other inputs and the state of the storage elements.

The CD74HCT logic family is speed, function, and pin
compatible with the standard 74LS logic family.

Ordering Information

CC

PART NUMBER TEMP. RANGE (oC) PACKAGE

CD74HC534E -55 to 125 20 Ld PDIP E20.3
CD74HCT534E -55 to 125 20 Ld PDIP E20.3
CD74HC564E -55 to 125 20 Ld PDIP E20.3
CD74HCT564E -55 to 125 20 Ld PDIP E20.3
CD74HC564M -55 to 125 20 Ld SOIC M20.3
CD74HCT564M -55 to 125 20 Ld SOIC M20.3

NOTES:

1. When ordering, use the entire part number. Add the suffix 96 to
obtain the variant in the tape and reel.

2. Wafer and die for this part number is available which meets all
electrical specifications. Please contact your local sales office or
Harris customer service for ordering information.

PKG.

NO.

Pinouts

CD74HC534, CD74HCT534 (PDIP)

OE

Q0
D0
D1
Q1
Q2
D2
D3
Q3

GND

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.
Copyright

© Harris Corporation 1998

1
2
3
4
5
6
7
8
9

10

TOP VIEW

V

20

CC

Q7

19

D7

18

D6

17

Q6

16

Q5

15

D5

14

D4

13
12

Q4

11

CP 11

1

CD74HC564, CD74HCT564 (PDIP, SOIC)

1

OE

D0

2

D1

3

D2

4

D3

5

D4

6

D5

7
8

D6

9

D7

GND

10

TOP VIEW

V

20

CC

Q0

19

Q1

18

Q2

17

Q3

16

Q4

15

Q5

14

Q6

13
12

Q7
CP

File Number 1640.1

CD74HC534, CD74HCT534, CD74HC564, CD74HCT564

Functional Diagram

CP

OE

D

0

D

D

1

Q

CP CP CP CP CP CP CP CP

Q

0

D

2

Q

D

Q

1

D

3

Q

D

Q

2

D

4

Q

D

Q

3

D

5

Q

D

D

Q

4

D

6

Q

Q

Q

D

5

TRUTH TABLE

INPUTS OUTPUT

OE CP Dn Qn

L ↑ HL
L↑LH
L L X No Change

HXXZ

NOTE:
H = High Level (Steady State)
L = Low Level (Steady State)
X = Don’t Care
↑ = Transition from Low to High Level
Z = High Impedance State

D

7

Q

D

Q

6

O

7

2

CD74HC534, CD74HCT534, CD74HC564, CD74HCT564

Absolute Maximum Ratings Thermal Information

DC Supply Voltage, VCC. . . . . . . . . . . . . . . . . . . . . . . . -0.5V to 7V

DC Input Diode Current, I

IK

For VI < -0.5V or VI > VCC + 0.5V. . . . . . . . . . . . . . . . . . . . . .±20mA

DC Output Diode Current, I

OK

For VO < -0.5V or VO > VCC + 0.5V . . . . . . . . . . . . . . . . . . . .±20mA

DC Drain Current, per Output, I

O

For -0.5V < VO < VCC + 0.5V. . . . . . . . . . . . . . . . . . . . . . . . . .±35mA

DC Output Source or Sink Current per Output Pin, I

O

For VO > -0.5V or VO < VCC + 0.5V . . . . . . . . . . . . . . . . . . . .±25mA

DC VCC or Ground Current, ICC . . . . . . . . . . . . . . . . . . . . . . . . .±50mA

Operating Conditions

Temperature Range, TA . . . . . . . . . . . . . . . . . . . . . . -55oC to 125oC

Supply Voltage Range, V

HC Types . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .2V to 6V

HCT Types . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .4.5V to 5.5V

DC Input or Output Voltage, VI, VO . . . . . . . . . . . . . . . . . 0V to V

Input Rise and Fall Time

2V . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1000ns (Max)

4.5V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 500ns (Max)

6V . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 400ns (Max)

CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation
of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

3. θJA is measured with the component mounted on an evaluation PC board in free air.

CC

Thermal Resistance (Typical, Note 3) θJA (oC/W)

PDIP Package. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 125

SOIC Package. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 120

Maximum Junction Temperature . . . . . . . . . . . . . . . . . . . . . . . 150oC

Maximum Storage Temperature Range . . . . . . . . . .-65oC to 150oC

Maximum Lead Temperature (Soldering 10s) . . . . . . . . . . . . . 300oC

(SOIC - Lead Tips Only)

CC

DC Electrical Specifications

PARAMETER SYMBOL

HC TYPES

High Level Input
Voltage

Low Level Input
Voltage

High Level Output
Voltage
CMOS Loads

High Level Output
Voltage
TTL Loads

Low Level Output
Voltage
CMOS Loads

Low Level Output
Voltage
TTL Loads

Input Leakage
Current

V

IH

V

IL

V

OH

V

OL

I

I

TEST

CONDITIONS

(V) IO(mA) MIN TYP MAX MIN MAX MIN MAX

I

V

CC

(V)

o

C -40oC TO 85oC -55oCTO125oC

25

UNITSV

- - 2 1.5 - - 1.5 - 1.5 - V

4.5 3.15 - - 3.15 - 3.15 - V
6 4.2 - - 4.2 - 4.2 - V

- - 2 - - 0.5 - 0.5 - 0.5 V

4.5 - - 1.35 - 1.35 - 1.35 V
6 - - 1.8 - 1.8 - 1.8 V

VIHor VIL-0.02 2 1.9 - - 1.9 - 1.9 - V

-0.02 4.5 4.4 - - 4.4 - 4.4 - V

-0.02 6 5.9 - - 5.9 - 5.9 - V

- - ---- - - - V

-6 4.5 3.98 - - 3.84 - 3.7 - V

-7.8 6 5.48 - - 5.34 - 5.2 - V

VIHor VIL0.02 2 - - 0.1 - 0.1 - 0.1 V

0.02 4.5 - - 0.1 - 0.1 - 0.1 V

0.02 6 - - 0.1 - 0.1 - 0.1 V

- - ---- - - - V

6 4.5 - - 0.26 - 0.33 - 0.4 V

7.8 6 - - 0.26 - 0.33 - 0.4 V

VCC or

-6--±0.1 - ±1-±1µA

GND

3