• Significant Power Reduction Compared to LSTTL
Logic ICs
• HC Types
- 2V to 6V Operation
- High Noise Immunity: N
at VCC = 5V
• HCT Types
- 4.5V to 5.5V Operation
- Direct LSTTL Input Logic Compatibility,
V
= 0.8V (Max), VIH = 2V (Min)
IL
- CMOS Input Compatibility, I
= 30%, NIH = 30% of V
IL
≤ 1µA at VOL, V
l
CC
= 5V,
o
C to 125oC
OH
Description
The ’HC27and ’HCT27 logic gates utilize silicon gate CMOS
technology to achieve operating speeds similar to LSTTL
gates with the low power consumption of standard CMOS
integrated circuits. All devices have the ability to drive 10
LSTTL loads. The HCT logic family is functionally pin
compatible with the standard LS logic family.
Ordering Information
TEMP. RANGE
CC
PART NUMBER
CD54HC27F3A-55 to 12514 Ld CERDIP
CD54HCT27F3A-55 to 12514 Ld CERDIP
CD74HC27E-55 to 12514 Ld PDIP
CD74HC27M-55 to 12514 Ld SOIC
CD74HC27MT-55 to 12514 Ld SOIC
CD74HC27M96-55 to 12514 Ld SOIC
CD74HCT27E-55 to 12514 Ld PDIP
CD74HCT27M-55 to 12514 Ld SOIC
CD74HCT27MT-55 to 12514 Ld SOIC
(oC)PACKAGE
Pinout
CD74HCT27M96-55 to 12514 Ld SOIC
NOTE: When ordering, use the entire part number. The suffix 96
denotes tape and reel.
of 250.
CD54HC27, CD54HCT27
(CERDIP)
CD74HC27, CD74HCT27
(PDIP, SOIC)
TOP VIEW
1A
1
2
1B
3
2A
4
2B
5
2C
6
2Y
7
GND
The suffix T denotes a small-quantity reel
14
V
CC
1C
13
12
1Y
3C
11
3B
10
3A
9
3Y
8
CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.
Copyright
CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation
of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
NOTE:
1. The package thermal impedance is calculated in accordance with JESD 51-7.
Maximum Storage Temperature Range . . . . . . . . . .-65oC to 150oC
Maximum Lead Temperature (Soldering 10s). . . . . . . . . . . . .300oC
(SOIC - Lead Tips Only)
CC
DC Electrical Specifications
PARAMETERSYMBOL
HC TYPES
High Level Input
Voltage
Low Level Input
Voltage
High Level Output
Voltage
CMOS Loads
High Level Output
Voltage
TTL Loads
Low Level Output
Voltage
CMOS Loads
Low Level Output
Voltage
TTL Loads
Input Leakage
Current
V
IH
V
IL
V
OH
V
OL
I
I
TEST
CONDITIONS
25oC-40oC TO 85oC-55oC TO 125oC
VCC (V)
--21.5--1.5-1.5-V
4.53.15--3.15 -3.15-V
64.2--4.2-4.2-V
--2--0.5-0.5-0.5V
4.5--1.35-1.35-1.35V
6--1.8-1.8-1.8V
VIH or
V
-0.0221.9--1.9-1.9-V
IL
-0.024.54.4--4.4 -4.4-V
-0.0265.9--5.9-5.9-V
---------V
-44.53.98--3.84-3.7-V
-5.265.48--5.34-5.2-V
VIH or
V
0.022--0.1-0.1-0.1V
IL
0.024.5--0.1-0.1-0.1V
0.026--0.1-0.1-0.1V
---------V
44.5--0.26-0.33-0.4V
5.26--0.26-0.33-0.4V
VCC or
-6--±0.1-±1-±1µA
GND
UNITSVI(V)IO(mA)MINTYPMAXMINMAXMINMAX
3
CD54HC27, CD74HC27, CD54HCT27, CD74HCT27
DC Electrical Specifications (Continued)
TEST
CONDITIONS
PARAMETERSYMBOL
Quiescent Device
Current
I
CC
VCC or
GND
VCC (V)
06--2-20-40µA
HCT TYPES
High Level Input
Voltage
Low Level Input
Voltage
High Level Output
Voltage
V
IH
--4.5 to
5.5
V
IL
--4.5 to
5.5
V
OH
VIH or
V
IL
-0.024.54.4--4.4-4.4-V
CMOS Loads
High Level Output
-44.53.98--3.84-3.7-V
Voltage
TTL Loads
Low Level Output
Voltage
V
OL
VIH or
V
IL
0.024.5--0.1-0.1-0.1V
CMOS Loads
Low Level Output
44.5--0.26-0.33-0.4V
Voltage
TTL Loads
Input Leakage
Current
I
I
V
CC
05.5-±0.1-±1-±1µA
and
GND
Quiescent Device
Current
Additional Quiescent
Device Current Per
I
CC
∆I
CC
(Note 2)
VCC or
GND
V
CC
-2.1
05.5--2-20-40µA
-4.5 to
5.5
Input Pin: 1 Unit Load
NOTE:
2. For dual-supply systems theoretical worst case (VI = 2.4V, VCC = 5.5V) specification is 1.8mA.
25oC-40oC TO 85oC-55oC TO 125oC
2-- 2 - 2 - V
--0.8-0.8-0.8V
-100360-450-490µA
UNITSVI(V)IO(mA)MINTYPMAXMINMAXMINMAX
HCT Input Loading Table
INPUTUNIT LOADS
All1.5
NOTE: Unit Load is ∆ICClimit specified in DC Electrical
Specifications table, e.g. 360µA max at 25oC.
Switching Specifications Input t
PARAMETERSYMBOL
HC TYPES
Propagation Delay, Input to
Output (Figure 1)
PropagationDelay,DataInputto
Output Y
t
PLH
t
PLH
, tf = 6ns
r
, t
PHLCL
, t
PHLCL
TEST
CONDITIONS
= 50pF2--95-120-145ns
= 15pF5-7-----ns
V
CC
(V)
25oC-40oC TO 85oC -55oC TO 125oC
UNITSMIN TYP MAXMINMAXMINMAX
4.5--19-24-29ns
6--16-20-25ns
4
CD54HC27, CD74HC27, CD54HCT27, CD74HCT27
Switching Specifications Input t
PARAMETERSYMBOL
Transition Times (Figure 1)t
, tf = 6ns (Continued)
r
CONDITIONS
, t
TLH
THLCL
TEST
V
CC
(V)
= 50pF2--75-95-110ns
4.5--15-19-22ns
6--13-16-19ns
Input CapacitanceC
Power Dissipation Capacitance
C
I
PD
----10-10-10pF
- 5-26-----pF
(Notes 3, 4)
HCT TYPES
Propagation Delay, Input to
t
PLH
, t
PHLCL
= 50pF4.5--23-29-35ns
Output (Figure 2)
PropagationDelay,DataInputto
t
PLH
, t
PHLCL
= 15pF5-9-----ns
Output Y
Transition Times (Figure 2)t
Input CapacitanceC
Power Dissipation Capacitance
TLH
, t
I
C
PD
THLCL
= 50pF4.5--15-19-22ns
----10-10-10pF
- 5-28-----pF
(Notes 3, 4)
NOTES:
3. CPD is used to determine the dynamic power consumption, per gate.
4. PD = V
2
fi (CPD + CL) where fi = input frequency, CL = output load capacitance, VCC = supply voltage.
CC
25oC-40oC TO 85oC -55oC TO 125oC
UNITSMIN TYP MAXMINMAXMINMAX
Test Circuits and Waveforms
tr = 6nstf = 6ns
V
t
CC
GND
TLH
t
PHL
90%
50%
10%
t
90%
50%
10%
PLH
INPUT
t
INVERTING
OUTPUT
THL
FIGURE 1. HC AND HCU TRANSITION TIMES AND PROPAGA-
TION DELAY TIMES, COMBINATION LOGIC
= 6ns
t
PLH
t
f
1.3V
10%
90%
t
3V
GND
TLH
tr = 6ns
INPUT
INVERTING
OUTPUT
t
THL
t
PHL
2.7V
1.3V
0.3V
FIGURE 2. HCT TRANSITION TIMES AND PROPAGATION
DELAY TIMES, COMBINATION LOGIC
5
PACKAGE OPTION ADDENDUM
www.ti.com
PACKAGING INFORMATION
Orderable DeviceStatus
5962-8970301CAACTIVECDIPJ141TBDA42 SNPBN / A for Pkg Type
CD54HC27F3AACTIVECDIPJ141TBDA42 SNPBN / A for Pkg Type
CD54HCT27F3AACTIVECDIPJ141TBDA42 SNPBN / A for Pkg Type
CD74HC27EACTIVEPDIPN1425Pb-Free
CD74HC27EE4ACTIVEPDIPN1425Pb-Free
CD74HC27MACTIVESOICD1450Green (RoHS &
CD74HC27M96ACTIVESOICD142500 Green (RoHS &
CD74HC27M96E4ACTIVESOICD142500 Green (RoHS &
CD74HC27M96G4ACTIVESOICD142500 Green (RoHS &
CD74HC27ME4ACTIVESOICD1450Green (RoHS &
CD74HC27MG4ACTIVESOICD1450Green (RoHS &
CD74HC27MTACTIVESOICD14250 Green (RoHS &
CD74HC27MTE4ACTIVESOICD14250 Green (RoHS &
CD74HC27MTG4ACTIVESOICD14250 Green (RoHS &
CD74HCT27EACTIVEPDIPN1425Pb-Free
CD74HCT27EE4ACTIVEPDIPN1425Pb-Free
CD74HCT27MACTIVESOICD1450Green (RoHS &
CD74HCT27M96ACTIVESOICD142500 Green (RoHS &
CD74HCT27M96E4ACTIVESOICD142500 Green (RoHS &
CD74HCT27M96G4ACTIVESOICD142500 Green (RoHS &
CD74HCT27ME4ACTIVESOICD1450Green (RoHS &
CD74HCT27MG4ACTIVESOICD1450Green (RoHS &
CD74HCT27MTACTIVESOICD14250 Green (RoHS &
CD74HCT27MTE4ACTIVESOICD14250 Green (RoHS &
CD74HCT27MTG4ACTIVESOICD14250 Green (RoHS &
(1)
The marketing status values are defined as follows:
(1)
Package
Type
Package
Drawing
Pins Package
Qty
Eco Plan
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
(RoHS)
(RoHS)
(RoHS)
(RoHS)
(2)
Lead/Ball Finish MSL Peak Temp
CU NIPDAUN / A for Pkg Type
CU NIPDAUN / A for Pkg Type
CU NIPDAULevel-1-260C-UNLIM
CU NIPDAULevel-1-260C-UNLIM
CU NIPDAULevel-1-260C-UNLIM
CU NIPDAULevel-1-260C-UNLIM
CU NIPDAULevel-1-260C-UNLIM
CU NIPDAULevel-1-260C-UNLIM
CU NIPDAULevel-1-260C-UNLIM
CU NIPDAULevel-1-260C-UNLIM
CU NIPDAULevel-1-260C-UNLIM
CU NIPDAUN / A for Pkg Type
CU NIPDAUN / A for Pkg Type
CU NIPDAULevel-1-260C-UNLIM
CU NIPDAULevel-1-260C-UNLIM
CU NIPDAULevel-1-260C-UNLIM
CU NIPDAULevel-1-260C-UNLIM
CU NIPDAULevel-1-260C-UNLIM
CU NIPDAULevel-1-260C-UNLIM
CU NIPDAULevel-1-260C-UNLIM
CU NIPDAULevel-1-260C-UNLIM
CU NIPDAULevel-1-260C-UNLIM
9-Oct-2007
(3)
Addendum-Page 1
PACKAGE OPTION ADDENDUM
www.ti.com
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in
a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check
http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements
for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered
at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and
package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS
compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame
retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)
(3)
MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder
temperature.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is
provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the
accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take
reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on
incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited
information may not be available for release.
9-Oct-2007
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI
to Customer on an annual basis.