TEXAS INSTRUMENTS CD54HC175 Technical data

Data sheet acquired from Harris Semiconductor
[ ( H , C H 5 / j ( S C L Q D T F
SCHS160C
August 1997 - Revised October 2003
CD54HC175, CD74HC175,
CD54HCT175, CD74HCT175
High-Speed CMOS Logic
Quad D-Type Flip-Flop with Reset
/Title CD74
C175
D74 CT17
) Sub­ect High
peed
MOS
ogic
uad
-
ype
lip-
Features
• Common Clock and Asynchronous Reset on Four D-Type Flip-Flops
• Positive Edge Pulse Triggering
• Complementary Outputs
• Fanout (Over Temperature Range)
- Standard Outputs. . . . . . . . . . . . . . . 10 LSTTL Loads
- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads
• Wide Operating Temperature Range . . . -55
• Balanced Propagation Delay and Transition Times
• Significant Power Reduction Compared to LSTTL Logic ICs
• HC Types
- 2V to 6V Operation
- High Noise Immunity: N
at VCC = 5V
• HCT Types
- 4.5V to 5.5V Operation
- Direct LSTTL Input Logic Compatibility,
V
= 0.8V (Max), VIH = 2V (Min)
IL
- CMOS Input Compatibility, I
= 30%, NIH = 30% of V
IL
1µA at VOL, V
l
o
C to 125oC
OH
advantage of standard CMOS ICs and the ability to drive 10 LSTTL devices.
Information at the D input is transferred to the Q, the positive going edge of the clock pulse. All four Flip-Flops are controlled by a common clock (CP) and a common reset (
MR). Resetting is accomplished by a low voltage level independent of the clock. All four Q outputs are reset to a logic 0 and all four
Q outputs to a logic 1.
Ordering Information
TEMP. RANGE
CC
PART NUMBER
CD54HC175F3A -55 to 125 16 Ld CERDIP
CD54HCT175F3A -55 to 125 16 Ld CERDIP
CD74HC175E -55 to 125 16 Ld PDIP
CD74HC175M -55 to 125 16 Ld SOIC
CD74HC175MT -55 to 125 16 Ld SOIC
CD74HC175M96 -55 to 125 16 Ld SOIC
CD74HCT175E -55 to 125 16 Ld PDIP
CD74HCT175M -55 to 125 16 Ld SOIC
CD74HCT175MT -55 to 125 16 Ld SOIC
(oC) PACKAGE
Q outputs on
Description
The ’HC175 and ’HCT175 are high speed Quad D-type Flip­Flops with individual D-inputs and Q, outputs. Thedevices are fabricated using silicongate CMOS technology. They have the low power consumption
Q complementary
Pinout
CD54HC175, CD54HCT175
(CERDIP)
CD74HC175, CD74HCT175
(PDIP, SOIC)
TOP VIEW
MR
1 2
Q
0
Q
3
0
D
4
0
D
5
1
Q
6
1
7
Q
1
GND
8
CD74HCT175M96 -55 to 125 16 Ld SOIC NOTE: When ordering, use the entire part number. The suffix 96
denotes tape and reel. The suffix T denotes a small-quantity reel of
250.
V
16
CC
Q
15
3
Q
14
3
D
13
3
D
12
2
Q
11
2
Q
10
2
9
CP
CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures. Copyright
© 2003, Texas Instruments Incorporated
1
CD54HC175, CD74HC175, CD54HCT175, CD74HCT175
Functional Diagram
D CP
MR
D
D
D
4
0
9 1
5
1
12
2
13
3
D CP R
D CP R
D CP R
D CP R
2
Q
Q
0
3
Q
Q
0
7
Q
Q
1
6
Q
Q
1
10
Q
Q
2
11
Q
Q
2
15
Q
Q
3
14
Q
Q
3
TRUTH TABLE
INPUTS OUTPUTS
RESET (MR) CLOCK CP DATA D
n
Q
n
Q
n
LXXLH
H = High Voltage Level, L = Low Voltage Level, X = Don’t Care, = Transition from Low to High Level, Q0= Level Before the Indicated Steady-State Input Conditions Were Established.
Logic Diagram
4 (5, 12, 13) D
D
n
1
MR
9
CP
H HHL H LLH HLXQ
C
L
p n
C
C
L
R
L
p n
C
L
CP
C
L
p n
C
L
C
L
0
ONE OF FOUR F/F
C
L
p n
C
L
C
L
TO OTHER THREE F/F
TO OTHER THREE F/F
Q
0
3( 6, 11, 14)
2( 7, 10, 15)
816
V
GND
CC
Q
n
Q
n
2
CD54HC175, CD74HC175, CD54HCT175, CD74HCT175
Absolute Maximum Ratings Thermal Information
DC Supply Voltage, VCC. . . . . . . . . . . . . . . . . . . . . . . . -0.5V to 7V
DC Input Diode Current, I
IK
For VI < -0.5V or VI > VCC + 0.5V. . . . . . . . . . . . . . . . . . . . . .±20mA
DC Output Diode Current, I
OK
For VO < -0.5V or VO > VCC + 0.5V . . . . . . . . . . . . . . . . . . . .±20mA
DC Output Source or Sink Current per Output Pin, I
O
For VO > -0.5V or VO < VCC + 0.5V . . . . . . . . . . . . . . . . . . . .±25mA
DC VCC or Ground Current, I
CC orIGND
. . . . . . . . . . . . . . . . . .±50mA
Operating Conditions
Temperature Range (TA) . . . . . . . . . . . . . . . . . . . . . -55oC to 125oC
Supply Voltage Range, V
HC Types . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .2V to 6V
HCT Types . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .4.5V to 5.5V
DC Input or Output Voltage, VI, VO . . . . . . . . . . . . . . . . . 0V to V
Input Rise and Fall Time
2V . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1000ns (Max)
4.5V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 500ns (Max)
6V . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 400ns (Max)
CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
NOTE:
1. The package thermal impedance is calculated in accordance with JESD 51-7.
CC
Thermal Resistance (Typical, Note 1) θJA (oC/W)
E (PDIP) Package . . . . . . . . . . . . . . . . . . . . . . . . . . 67
M (SOIC) Package. . . . . . . . . . . . . . . . . . . . . . . . . . 73
Maximum Junction Temperature. . . . . . . . . . . . . . . . . . . . . . . 150oC
Maximum Storage Temperature Range . . . . . . . . . .-65oC to 150oC
Maximum Lead Temperature (Soldering 10s). . . . . . . . . . . . . 300oC
(SOIC - Lead Tips Only)
CC
DC Electrical Specifications
PARAMETER SYMBOL
HC TYPES
High Level Input Voltage
Low Level Input Voltage
High Level Output Voltage CMOS Loads
High Level Output Voltage TTL Loads
Low Level Output Voltage CMOS Loads
Low Level Output Voltage TTL Loads
Input Leakage Current
Quiescent Device Current
V
IH
V
IL
V
OH
V
OL
I
I
I
CC
TEST
CONDITIONS
25oC -40oC TO +85oC -55oC TO 125oC
VCC (V)
- - 2 1.5 - - 1.5 - 1.5 - V
4.5 3.15 - - 3.15 - 3.15 - V 6 4.2 - - 4.2 - 4.2 - V
- - 2 - - 0.5 - 0.5 - 0.5 V
4.5 - - 1.35 - 1.35 - 1.35 V 6 - - 1.8 - 1.8 - 1.8 V
VIH or
V
-0.02 2 1.9 - - 1.9 - 1.9 - V
IL
-0.02 4.5 4.4 - - 4.4 - 4.4 - V
-0.02 6 5.9 - - 5.9 - 5.9 - V
-4 4.5 3.98 - - 3.84 - 3.7 - V
-5.2 6 5.48 - - 5.34 - 5.2 - V
VIH or
V
0.02 2 - - 0.1 - 0.1 - 0.1 V
IL
0.02 4.5 - - 0.1 - 0.1 - 0.1 V
0.02 6 - - 0.1 - 0.1 - 0.1 V 4 4.5 - - 0.26 - 0.33 - 0.4 V
5.2 6 - - 0.26 - 0.33 - 0.4 V
VCC or
-6--±0.1 - ±1-±1 µA
GND
VCC or
0 6 - - 8 - 80 - 160 µA
GND
UNITSVI(V) IO(mA) MIN TYP MAX MIN MAX MIN MAX
3
CD54HC175, CD74HC175, CD54HCT175, CD74HCT175
DC Electrical Specifications (Continued)
TEST
CONDITIONS
PARAMETER SYMBOL
HCT TYPES
High Level Input Voltage
Low Level Input Voltage
High Level Output Voltage CMOS Loads
High Level Output Voltage TTL Loads
Low Level Output Voltage CMOS Loads
Low Level Output Voltage TTL Loads
Input Leakage Current
Quiescent Device Current
Additional Quiescent Device Current Per Input Pin: 1 Unit Load
NOTES:
2. For dual-supply systems theoretical worst case (VI = 2.4V, VCC = 5.5V) specification is 1.8mA.
V
IH
V
IL
V
OH
V
OL
I
I
I
CC
I
CC
(Note 2)
- - 4.5 to
- - 4.5 to
VIH or
V
VIH or
V
VCC to
GND
VCC or
GND
V
CC
-2.1
-0.02 4.5 4.4 - - 4.4 - 4.4 - V
IL
IL
VCC (V)
5.5
5.5
-4 4.5 3.98 - - 3.84 - 3.7 - V
0.02 4.5 - - 0.1 - 0.1 - 0.1 V
4 4.5 - - 0.26 - 0.33 - 0.4 V
0 5.5 - - ±0.1 - ±1-±1 µA
0 5.5 - - 8 - 80 - 160 µA
- 4.5 to
5.5
25oC -40oC TO +85oC -55oC TO 125oC
2-- 2 - 2 - V
- - 0.8 - 0.8 - 0.8 V
- 100 360 - 450 - 490 µA
UNITSVI(V) IO(mA) MIN TYP MAX MIN MAX MIN MAX
HCT Input Loading Table
INPUT UNIT LOADS
MR 1
CP 0.60
D 0.15
NOTE: Unit Load is ICClimit specified in DC Electrical Specifications table, e.g. 360µA max at 25oC.
Prerequisite For Switching Specifications
TEST
PARAMETER SYMBOL
HC TYPES
Clock Pulse Width t
MR Pulse Width t
CONDITIONS
w
w
V
CC
(V)
- 2 80 - - 100 - 120 - ns
4.5 16 - - 20 - 24 - ns 6 14 - - 17 - 20 - ns
- 2 80 - - 100 - 120 - ns
4.5 16 - - 20 - 24 - ns 6 14 - - 17 - 20 - ns
25oC -40oC TO 85oC -55oC TO 125oC
UNITSMIN TYP MAX MIN MAX MIN MAX
4
CD54HC175, CD74HC175, CD54HCT175, CD74HCT175
Prerequisite For Switching Specifications (Continued)
PARAMETER SYMBOL
Setup Time, Data to Clock t
Hold Time, Data to Clock t
Removal Time, MR to Clock t
Clock Frequency f
HCT TYPES
Clock Pulse Width t MR Pulse Width t Setup Time Data to Clock t Hold Time Data to Clock t Removal Time MR to Clock t Clock Frequency f
SU
H
REM
MAX
w w
SU
H REM MAX
TEST
CONDITIONS
V
CC
(V)
25oC -40oC TO 85oC -55oC TO 125oC
- 2 80 - - 100 - 120 - ns
4.5 16 - - 20 - 24 - ns 6 14 - - 17 - 20 - ns
-25--5-5-ns
4.5 5 - - 5 - 5 - ns 65--5-5-ns
-25--5-5-ns
4.5 5 - - 5 - 5 - ns 65--5-5-ns
- 2 6 - - 5 - 4 - MHz
4.5 30 - - 25 - 20 - MHz 6 35 - - 29 - 23 - MHz
- 4.5 20 - - 25 - 30 - ns
- 4.5 20 - - 25 - 30 - ns
- 4.5 20 - - 25 - 30 - ns
- 4.5 5 - - 5 - 5 - ns
- 4.5 5 - - 5 - 5 - ns
- 4.5 25 - - 20 - 16 - MHz
UNITSMIN TYP MAX MIN MAX MIN MAX
Switching Specifications Input t
PARAMETER SYMBOL
HC TYPES
PropagationDelay, Clockto Q or Q
Propagation Delay, MR to Q or Q
Output Transition Times t
Input Capacitance C Power Dissipation
Capacitance (Notes 3, 4)
t
PLH
t
PLH
TLH
, t
PHLCL
, t
PHLCL
, t
THLCL
IN
C
PD
, tf = 6ns
r
-55oC TO
TEST
25oC -40oC TO 85oC
125oC
CONDITIONS VCC (V)
= 50pF 2 - 175 220 265 ns
4.5 - 35 44 53 ns 6 - 30 37 45 ns
CL= 15pF 5 14 - - - ns
= 50pF 2 - 175 220 265 ns
4.5 - 35 44 53 ns 6 - 30 37 45 ns
CL= 15pF 5 14 - - - ns
= 50pF 2 - 75 95 110 ns
4.5 - 15 19 22 ns 6 - 13 16 19 ns
---1010 10pF
- 5 65 - - - pF
UNITSTYP MAX MAX MAX
5
CD54HC175, CD74HC175, CD54HCT175, CD74HCT175
Switching Specifications Input t
, tf = 6ns (Continued)
r
TEST
PARAMETER SYMBOL
CONDITIONS VCC (V)
HCT TYPES
Propagation Delay, Clock to Q or Q
Propagation Delay, MR to Q or Q
Output Transition Times t Input Capacitance C Power Dissipation
t
PLH
t
PLH
TLH
, t
PHLCL
, t
PHLCL
, t
THLCL
IN
C
PD
= 50pF 4.5 - 33 41 50 ns
CL= 15pF 5 13 - - - ns
= 50pF 4.5 - 35 44 53 ns
CL= 15pF 5 17 - - - ns
= 50pF 4.5 - 15 19 22 ns
---1010 10pF
- 5 67 - - - pF Capacitance (Notes 3, 4)
NOTES:
3. CPD is used to determine the dynamic power consumption, per flip-flop.
4. PD=V
CC
2
fi+(CLV
2
+fO)where fi=Input Frequency, fO=Input Frequency, CL=Output Load Capacitance, VCC=Supply Voltage.
CC
Test Circuits and Waveforms
25oC -40oC TO 85oC
-55oC TO 125oC
UNITSTYP MAX MAX MAX
90%
t
PLH
IC
t
TLH
tfC
L
50%
t
H(L)
t
SU(L)
t
THL
90%
50%
10%
t
PHL
C
L
50pF
V
CC
GND
V
CC
50% GND
GND
CLOCK
INPUT
DAT A
INPUT
t
SU(H)
OUTPUT
t
REM
V
CC
SET, RESET OR PRESET
trC
L
90%
10%
t
H(H)
50%
FIGURE 1. HC SETUP TIMES, HOLD TIMES, REMOVALTIME,
AND PROPAGATION DELAY TIMES FOR EDGE TRIGGERED SEQUENTIAL LOGIC CIRCUITS
CLOCK
INPUT
DAT A
INPUT
t
SU(H)
OUTPUT
t
REM
3V SET, RESET OR PRESET
trC
L
2.7V
0.3V
t
H(H)
1.3V
1.3V
1.3V
90%
t
PLH
IC
1.3V
t
TLH
tfC
L
1.3V
t
H(L)
1.3V
t
SU(L)
t
THL
90%
1.3V 10%
t
PHL
C
L
50pF
3V
GND
3V
GND
GND
FIGURE 2. HCT SETUP TIMES, HOLD TIMES, REMOVAL TIME,
AND PROPAGATION DELAY TIMES FOR EDGE TRIGGERED SEQUENTIAL LOGIC CIRCUITS
6
PACKAGE OPTION ADDENDUM
www.ti.com
PACKAGING INFORMATION
Orderable Device Status
5962-8970101EA ACTIVE CDIP J 16 1 TBD A42 SNPB N / A for Pkg Type
CD54HC175F3A ACTIVE CDIP J 16 1 TBD A42 SNPB N / A for Pkg Type
CD54HCT175F3A ACTIVE CDIP J 16 1 TBD A42 SNPB N / A for Pkg Type
CD74HC175E ACTIVE PDIP N 16 25 Pb-Free
CD74HC175EE4 ACTIVE PDIP N 16 25 Pb-Free
CD74HC175M ACTIVE SOIC D 16 40 Green (RoHS &
CD74HC175M96 ACTIVE SOIC D 16 2500 Green (RoHS &
CD74HC175M96E4 ACTIVE SOIC D 16 2500 Green (RoHS &
CD74HC175M96G4 ACTIVE SOIC D 16 2500 Green (RoHS &
CD74HC175ME4 ACTIVE SOIC D 16 40 Green (RoHS &
CD74HC175MG4 ACTIVE SOIC D 16 40 Green (RoHS &
CD74HC175MT ACTIVE SOIC D 16 250 Green (RoHS &
CD74HC175MTE4 ACTIVE SOIC D 16 250 Green (RoHS &
CD74HC175MTG4 ACTIVE SOIC D 16 250 Green (RoHS &
CD74HCT175E ACTIVE PDIP N 16 25 Pb-Free
CD74HCT175EE4 ACTIVE PDIP N 16 25 Pb-Free
CD74HCT175M ACTIVE SOIC D 16 40 Green (RoHS &
CD74HCT175M96 ACTIVE SOIC D 16 2500 Green (RoHS &
CD74HCT175M96E4 ACTIVE SOIC D 16 2500 Green (RoHS &
CD74HCT175M96G4 ACTIVE SOIC D 16 2500 Green (RoHS &
CD74HCT175ME4 ACTIVE SOIC D 16 40 Green (RoHS &
CD74HCT175MG4 ACTIVE SOIC D 16 40 Green (RoHS &
CD74HCT175MT ACTIVE SOIC D 16 250 Green (RoHS &
CD74HCT175MTE4 ACTIVE SOIC D 16 250 Green (RoHS &
CD74HCT175MTG4 ACTIVE SOIC D 16 250 Green (RoHS &
(1)
The marketing status values are defined as follows:
(1)
Package
Type
Package Drawing
Pins Package
Qty
Eco Plan
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
(RoHS)
(RoHS)
(RoHS)
(RoHS)
(2)
Lead/Ball Finish MSL Peak Temp
CU NIPDAU N / A for Pkg Type
CU NIPDAU N / A for Pkg Type
CU NIPDAU Level-1-260C-UNLIM
CU NIPDAU Level-1-260C-UNLIM
CU NIPDAU Level-1-260C-UNLIM
CU NIPDAU Level-1-260C-UNLIM
CU NIPDAU Level-1-260C-UNLIM
CU NIPDAU Level-1-260C-UNLIM
CU NIPDAU Level-1-260C-UNLIM
CU NIPDAU Level-1-260C-UNLIM
CU NIPDAU Level-1-260C-UNLIM
CU NIPDAU N / A for Pkg Type
CU NIPDAU N / A for Pkg Type
CU NIPDAU Level-1-260C-UNLIM
CU NIPDAU Level-1-260C-UNLIM
CU NIPDAU Level-1-260C-UNLIM
CU NIPDAU Level-1-260C-UNLIM
CU NIPDAU Level-1-260C-UNLIM
CU NIPDAU Level-1-260C-UNLIM
CU NIPDAU Level-1-260C-UNLIM
CU NIPDAU Level-1-260C-UNLIM
CU NIPDAU Level-1-260C-UNLIM
9-Oct-2007
(3)
Addendum-Page 1
PACKAGE OPTION ADDENDUM
www.ti.com
ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in
a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device.
(2)
Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check
http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined. Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements
for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)
(3)
MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder
temperature.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
9-Oct-2007
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 2
PACKAGE MATERIALS INFORMATION
www.ti.com
TAPE AND REEL INFORMATION
19-Mar-2008
*All dimensions are nominal
Device Package
Type
CD74HC175M96 SOIC D 16 2500 330.0 16.4 6.5 10.3 2.1 8.0 16.0 Q1
CD74HCT175M96 SOIC D 16 2500 330.0 16.4 6.5 10.3 2.1 8.0 16.0 Q1
Package Drawing
Pins SPQ Reel
Diameter
(mm)
Reel
Width
W1 (mm)
A0 (mm) B0 (mm) K0 (mm) P1
(mm)W(mm)
Pin1
Quadrant
Pack Materials-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com
19-Mar-2008
*All dimensions are nominal
Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)
CD74HC175M96 SOIC D 16 2500 333.2 345.9 28.6
CD74HCT175M96 SOIC D 16 2500 333.2 345.9 28.6
Pack Materials-Page 2
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI’s standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.
TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.
Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.
TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.
TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.
TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.
Following are URLs where you can obtain information on other Texas Instruments products and application solutions:
Products Applications
Amplifiers amplifier.ti.com Audio www.ti.com/audio Data Converters dataconverter.ti.com Automotive www.ti.com/automotive DSP dsp.ti.com Broadband www.ti.com/broadband Clocks and Timers www.ti.com/clocks Digital Control www.ti.com/digitalcontrol Interface interface.ti.com Medical www.ti.com/medical Logic logic.ti.com Military www.ti.com/military Power Mgmt power.ti.com Optical Networking www.ti.com/opticalnetwork Microcontrollers microcontroller.ti.com Security www.ti.com/security RFID www.ti-rfid.com Telephony www.ti.com/telephony RF/IF and ZigBee® Solutions www.ti.com/lprf Video & Imaging www.ti.com/video
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2008, Texas Instruments Incorporated
Wireless www.ti.com/wireless
Loading...