• Significant Power Reduction Compared to LSTTL
Logic ICs
• HC Types
- 2V to 6V Operation
- High Noise Immunity: N
at VCC = 5V
• HCT Types
- 4.5V to 5.5V Operation
- Direct LSTTL Input Logic Compatibility,
V
= 0.8V (Max), VIH = 2V (Min)
IL
- CMOS Input Compatibility, I
= 30%, NIH = 30% of V
IL
≤ 1µA at VOL, V
l
o
C to 125oC
OH
advantage of standard CMOS ICs and the ability to drive 10
LSTTL devices.
Information at the D input is transferred to the Q,
the positive going edge of the clock pulse. All four Flip-Flops
are controlled by a common clock (CP) and a common reset
(
MR). Resetting is accomplished by a low voltage level
independent of the clock. All four Q outputs are reset to a
logic 0 and all four
Q outputs to a logic 1.
Ordering Information
TEMP. RANGE
CC
PART NUMBER
CD54HC175F3A-55 to 12516 Ld CERDIP
CD54HCT175F3A-55 to 12516 Ld CERDIP
CD74HC175E-55 to 12516 Ld PDIP
CD74HC175M-55 to 12516 Ld SOIC
CD74HC175MT-55 to 12516 Ld SOIC
CD74HC175M96-55 to 12516 Ld SOIC
CD74HCT175E-55 to 12516 Ld PDIP
CD74HCT175M-55 to 12516 Ld SOIC
CD74HCT175MT-55 to 12516 Ld SOIC
(oC)PACKAGE
Q outputs on
Description
The ’HC175 and ’HCT175 are high speed Quad D-type FlipFlops with individual D-inputs and Q,
outputs. Thedevices are fabricated using silicongate CMOS
technology. They have the low power consumption
Q complementary
Pinout
CD54HC175, CD54HCT175
(CERDIP)
CD74HC175, CD74HCT175
(PDIP, SOIC)
TOP VIEW
MR
1
2
Q
0
Q
3
0
D
4
0
D
5
1
Q
6
1
7
Q
1
GND
8
CD74HCT175M96-55 to 12516 Ld SOIC
NOTE: When ordering, use the entire part number. The suffix 96
denotes tape and reel. The suffix T denotes a small-quantity reel of
250.
V
16
CC
Q
15
3
Q
14
3
D
13
3
D
12
2
Q
11
2
Q
10
2
9
CP
CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.
Copyright
H = High Voltage Level, L = Low Voltage Level, X = Don’t Care, ↑ = Transition from Low to High Level,
Q0= Level Before the Indicated Steady-State Input Conditions Were Established.
CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation
of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
NOTE:
1. The package thermal impedance is calculated in accordance with JESD 51-7.
FIGURE 1. HC SETUP TIMES, HOLD TIMES, REMOVALTIME,
AND PROPAGATION DELAY TIMES FOR EDGE
TRIGGERED SEQUENTIAL LOGIC CIRCUITS
CLOCK
INPUT
DAT A
INPUT
t
SU(H)
OUTPUT
t
REM
3V
SET, RESET
OR PRESET
trC
L
2.7V
0.3V
t
H(H)
1.3V
1.3V
1.3V
90%
t
PLH
IC
1.3V
t
TLH
tfC
L
1.3V
t
H(L)
1.3V
t
SU(L)
t
THL
90%
1.3V
10%
t
PHL
C
L
50pF
3V
GND
3V
GND
GND
FIGURE 2. HCT SETUP TIMES, HOLD TIMES, REMOVAL TIME,
AND PROPAGATION DELAY TIMES FOR EDGE
TRIGGERED SEQUENTIAL LOGIC CIRCUITS
6
PACKAGE OPTION ADDENDUM
www.ti.com
PACKAGING INFORMATION
Orderable DeviceStatus
5962-8970101EAACTIVECDIPJ161TBDA42 SNPBN / A for Pkg Type
CD54HC175F3AACTIVECDIPJ161TBDA42 SNPBN / A for Pkg Type
CD54HCT175F3AACTIVECDIPJ161TBDA42 SNPBN / A for Pkg Type
CD74HC175EACTIVEPDIPN1625Pb-Free
CD74HC175EE4ACTIVEPDIPN1625Pb-Free
CD74HC175MACTIVESOICD1640Green (RoHS &
CD74HC175M96ACTIVESOICD162500 Green (RoHS &
CD74HC175M96E4ACTIVESOICD162500 Green (RoHS &
CD74HC175M96G4ACTIVESOICD162500 Green (RoHS &
CD74HC175ME4ACTIVESOICD1640Green (RoHS &
CD74HC175MG4ACTIVESOICD1640Green (RoHS &
CD74HC175MTACTIVESOICD16250 Green (RoHS &
CD74HC175MTE4ACTIVESOICD16250Green (RoHS &
CD74HC175MTG4ACTIVESOICD16250 Green (RoHS &
CD74HCT175EACTIVEPDIPN1625Pb-Free
CD74HCT175EE4ACTIVEPDIPN1625Pb-Free
CD74HCT175MACTIVESOICD1640Green (RoHS &
CD74HCT175M96ACTIVESOICD162500 Green (RoHS &
CD74HCT175M96E4ACTIVESOICD162500 Green (RoHS &
CD74HCT175M96G4ACTIVESOICD162500 Green (RoHS &
CD74HCT175ME4ACTIVESOICD1640Green (RoHS &
CD74HCT175MG4ACTIVESOICD1640Green (RoHS &
CD74HCT175MTACTIVESOICD16250 Green (RoHS &
CD74HCT175MTE4ACTIVESOICD16250Green (RoHS &
CD74HCT175MTG4ACTIVESOICD16250 Green (RoHS &
(1)
The marketing status values are defined as follows:
(1)
Package
Type
Package
Drawing
Pins Package
Qty
Eco Plan
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
no Sb/Br)
(RoHS)
(RoHS)
(RoHS)
(RoHS)
(2)
Lead/Ball Finish MSL Peak Temp
CU NIPDAUN / A for Pkg Type
CU NIPDAUN / A for Pkg Type
CU NIPDAULevel-1-260C-UNLIM
CU NIPDAULevel-1-260C-UNLIM
CU NIPDAULevel-1-260C-UNLIM
CU NIPDAULevel-1-260C-UNLIM
CU NIPDAULevel-1-260C-UNLIM
CU NIPDAULevel-1-260C-UNLIM
CU NIPDAULevel-1-260C-UNLIM
CU NIPDAULevel-1-260C-UNLIM
CU NIPDAULevel-1-260C-UNLIM
CU NIPDAUN / A for Pkg Type
CU NIPDAUN / A for Pkg Type
CU NIPDAULevel-1-260C-UNLIM
CU NIPDAULevel-1-260C-UNLIM
CU NIPDAULevel-1-260C-UNLIM
CU NIPDAULevel-1-260C-UNLIM
CU NIPDAULevel-1-260C-UNLIM
CU NIPDAULevel-1-260C-UNLIM
CU NIPDAULevel-1-260C-UNLIM
CU NIPDAULevel-1-260C-UNLIM
CU NIPDAULevel-1-260C-UNLIM
9-Oct-2007
(3)
Addendum-Page 1
PACKAGE OPTION ADDENDUM
www.ti.com
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in
a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check
http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements
for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered
at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and
package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS
compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame
retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)
(3)
MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder
temperature.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is
provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the
accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take
reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on
incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited
information may not be available for release.
9-Oct-2007
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI
to Customer on an annual basis.