Texas Instruments CD74ACT74M96, CD74ACT74M, CD74ACT74E, CD74AC74M96, CD74AC74M Datasheet

CD74AC74,

/
j

/

/

[ /Title
(CD74
AC74,
CD74
ACT74
)

Sub-

ect
(Dual
D­Type
Flip­Flop
with
Setand
Reset
Posi­tive­Edge­Trig­gered)

Autho
r ()

Key­words
(Har­ris
Semi­con­ductor,
Advan
ced
CMOS
,Harris
Semi­con­ductor,
Advan

Data sheet acquired from Harris Semiconductor
SCHS231

September 1998

Features

• Buffered Inputs

• Typical Propagation Delay (AC00)

- 4.9ns at V

• Exceeds 2kV ESD Protection MIL-STD-883, Method
3015

• SCR-Lachup-Resistant CMOS Process and Circuit
Design

• Speed of Bipolar FAST™/AS/S with Significantly
Reduced Power Consumption

• Balanced Propagation Delays

• AC Types Feature 1.5V to 5.5V Operation and
Balanced Noise Immunity at 30% of the Supply

• ±24mA Output Drive Current

- Fanout to 15 FAST™ ICs

- Drives 50Ω Transmission Lines

= 5V, TA = 25oC, CL = 50pF

CC

Pinout

1CP

GND

Dual D-Type Flip-Flop with Set and Reset

Description

The Harris CD74AC74 and CD74ACT74 dual D-type, posi­tive edge triggered flip-flops use the Harris ADVANCED
CMOS technology. These flip-flops have independent DATA,
SET, RESET, and CLOCK inputs and Q and Q outputs. The
logic level present at the data input is transferred to the out­put during the positive going transition of the clock pulse.
SET and RESET are independent of the clock and are
accomplished by a low level at the appropriate input.

Ordering Information

PART

NUMBER

CD74AC74E 0 to 70, -40 to 85

CD74ACT74E 0 to 70, -40 to 85

CD74AC74EX 0 to 70, -40 to 85

CD74ACT74EX 0 to 70, -40 to 85

CD74AC74M 0 to 70, -40 to 85

CD74ACT74M 0 to 70, -40 to 85

NOTES:

1. When ordering, use the entire part number. Add thesuffix96to
obtain the variant in the tape and reel.

2. Wafer and die for this part number is available which meets all elec­trical specifications. Please contact your local sales office or Harris
customer service for ordering information.

CD74AC74, CD74ACT74

(PDIP, SOIC)

TOP VIEW

1R
1D

1S
1Q
1Q

1
2
3
4
5
6
7

14
13
12
11
10

9
8

V

CC

2R
2D
2CP
2S
2Q
2Q

CD74ACT74

Positive-Edge-Triggered

TEMP.

RANGE (oC) PACKAGE

14 Ld PDIP E14.3

-55 to 125
14 Ld PDIP E14.3

-55 to 125
14 Ld PDIP E14.3

-55 to 125
14 Ld PDIP E14.3

-55 to 125
14 Ld SOIC M14.15

-55 to 125
14 Ld SOIC M14.15

-55 to 125

PKG.

NO.

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.
FAST™ is a Trademark of Fairchild Semiconductor.

Copyright

© Harris Corporation 1998

1

File Number 1881.1

CD74AC74, CD74ACT74

Functional Diagram

1

1R

2

R

1D

1CP

1S
2R

2D

2CP

2S

D

FF1

3

CP

4

13

12

D

FF2

11

CP

10

TRUTH TABLE

INPUTS OUTPUTS

SET RESET CP D Q Q

LHXXH L

HLXX L H

L L X X H (Note 5) H (Note 5)
HH↑HH L
HH↑LLH
HHLXQ0Q0

NOTES:

3. H = High level (steady state), L = Low level (steady state), X =
Don’t care, ↑ = Transition from Low to High level.

4. Q0 = the level of Q before the indicated input conditions were es­tablished.

5. This configuration is nonstable,that is, itwill not persist when set
and reset inputs return to their inactive (high) level.

5

1Q

6

1Q

S

9

R

S

2Q

8

2Q

2

CD74AC74, CD74ACT74

Absolute Maximum Ratings Thermal Information

DC Supply Voltage, VCC. . . . . . . . . . . . . . . . . . . . . . . . -0.5V to 6V

DC Input Diode Current, I

IK

For VI < -0.5V or VI > VCC + 0.5V. . . . . . . . . . . . . . . . . . . . . .±20mA

DC Output Diode Current, I

OK

For VO < -0.5V or VO > VCC + 0.5V . . . . . . . . . . . . . . . . . . . .±50mA

DC Output Source or Sink Current per Output Pin, I

O

For VO > -0.5V or VO < VCC + 0.5V . . . . . . . . . . . . . . . . . . . .±50mA

DC VCC or Ground Current, I

CC orIGND

(Note 6) . . . . . . . . .±100mA

Operating Conditions

Temperature Range, TA . . . . . . . . . . . . . . . . . . . . . . -55oC to 125oC

Supply Voltage Range, VCC (Note 7)

AC Types. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .1.5V to 5.5V

ACT Types . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .4.5V to 5.5V

DC Input or Output Voltage, VI, VO . . . . . . . . . . . . . . . . . 0V to V

Input Rise and Fall Slew Rate, dt/dv

AC Types, 1.5V to 3V . . . . . . . . . . . . . . . . . . . . . . . . . 50ns (Max)

AC Types, 3.6V to 5.5V. . . . . . . . . . . . . . . . . . . . . . . . 20ns (Max)

ACT Types, 4.5V to 5.5V. . . . . . . . . . . . . . . . . . . . . . . 10ns (Max)

CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation
of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTES:

6. For up to 4 outputs per device, add ±25mA for each additional output.

7. Unless otherwise specified, all voltages are referenced to ground.

8. θJA is measured with the component mounted on an evaluation PC board in free air.

Thermal Resistance (Typical, Note 8) θJA (oC/W)

PDIP Package. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 90

SOIC Package. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 175

Maximum Junction Temperature (Plastic Package) . . . . . . . . . . 150oC

Maximum Storage Temperature Range . . . . . . . . . .-65oC to 150oC

Maximum Lead Temperature (Soldering 10s) . . . . . . . . . . . . . 300oC

CC

DC Electrical Specifications

PARAMETER SYMBOL

AC TYPES

High Level Input Voltage V

Low Level Input Voltage V

High Level Output Voltage V

IH

IL

OH

TEST

CONDITIONS
(V) IO(mA) MIN MAX MIN MAX MIN MAX

I

V

CC

(V)

25

o

C

-40oC TO
85oC

-55oC TO
125oC

- - 1.5 1.2 - 1.2 - 1.2 - V
3 2.1 - 2.1 - 2.1 - V

5.5 3.85 - 3.85 - 3.85 - V

- - 1.5 - 0.3 - 0.3 - 0.3 V
3 - 0.9 - 0.9 - 0.9 V

5.5 - 1.65 - 1.65 - 1.65 V

VIH or V

-0.05 1.5 1.4 - 1.4 - 1.4 - V

IL

-0.05 3 2.9 - 2.9 - 2.9 - V

-0.05 4.5 4.4 - 4.4 - 4.4 - V

-4 3 2.58 - 2.48 - 2.4 - V

-24 4.5 3.94 - 3.8 - 3.7 - V

-75

5.5 - - 3.85 - - - V

(Note 9, 10)

-50

5.5----3.85 - V

(Note 9, 10)

UNITSV

3