With 0.4-dB Step Size
– Automatic Output Power Ramping
– Supported Modulation Formats:
2-FSK, 2-GFSK, 4-FSK, 4-GFSK, MSK, OOK
– Supports Data Rate Up to 1.25 Mbps in
Transmit and Receive
• Low Current Consumption:
– Enhanced Wake-On-Radio (eWOR)
Functionality for Automatic Low-Power Receive
Polling
– Power Down: 0.12 μA (0.5 μA With eWOR
Timer Active)
•RX: 0.5 mA in RX Sniff Mode
•RX: 19 mA Peak Current in Low-Power
Mode
•RX: 23 mA Peak Current in HighPerformance Mode
•TX: 46 mA at +14 dBm
• Other:
– Data FIFOs: Separate 128-Byte RX and TX
– Support for Seamless Integration With the
CC1190 Device for Increased Range Providing
up to 3-dB Improvement in RX Sensitivity and
up to +27 dBm TX Output Power
Processing for Improved Sync Detect
Performance
– Autonomous Image Removal
– Security: Hardware AES128 Accelerator
– Data FIFOs: Separate 128-Byte RX and TX
– Includes Functions for Antenna Diversity
Support
– Support for Retransmission
– Support for Auto-Acknowledge of Received
Packets
– Automatic Clear Channel Assessment (CCA) for
Listen-Before-Talk (LBT) Systems
– Built-in Coding Gain Support for Increased
Range and Robustness
– Digital RSSI Measurement
– Improved OOK Shaping for Less Occupied
Bandwidth, Enabling Higher Output Power While
Meeting Regulatory Requirements
• Dedicated Packet Handling for 802.15.4g:
– CRC 16/32
– FEC, Dual Sync Detection (FEC and non-FEC
• Regulations – Suitable for Systems Targeting
Compliance With:
– Europe: ETSI EN 300 220
– US: FCC CFR47 Part 15
– Japan: ARIB STD-T108
CC1201
1.2Applications
•Low-Power, High-Performance, Wireless Systems•Home and Building Automation
With Data Rate up to 1250 kbps
•ISM/SRD Bands: 169, 433, 868, 915, and
920 MHz
•Possible Support for Additional Frequency Bands:
137 to 158.3 MHz, 205 to 237.5 MHz, and 274 to
316.6 MHz
•Smart Metering (AMR/AMI)
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
•Wireless Alarm and Security Systems
•Industrial Monitoring and Control
•Wireless Healthcare Applications
•Wireless Sensor Networks and Active RFID
•IEEE 802.15.4g Applications
BIAS
RBIAS
XOSC_Q1
XOSC_Q2
XOSC
LNA
0
90
FREQ
SYNTH
ADC
ADC
DEMODULATOR
PACKET HANDLER
RXFIFO
MODULATOR
TXFIFO
RADIO CONTROL& POWER MANAGEMENT
LNA_P
LNA_N
PA
EXT_XOSC
PA
LFC1
CS_N
SI
SO (GPIO0)
SCLK
GPIO2
GPIO1
GPIO3
DIGITALINTERFACE TO MCU
LFC0
CC120x
MARC
Main Radio Control unit
Ultra low power 16 bit
MCU
256 byte
FIFO RAM
buffer
4 kbyte
ROM
RF and DSP frontend
Packet handler
and FIFO control
Configuration and
status registers
eWOR
Enhanced ultra low power
Wake On Radio timer
SPI
Serial configuration
and data interface
Interrupt and
IO handler
System bus
PAout
LNA_P
LNA_N
90 dB dynamic
range ADC
90 dB dynamic
range ADC
High linearity
LNA
+16 dBm high
efficiency PA
Channel
filter
XOSC
Cordic
AGC
Automatic Gain Control, 60dB VGA range
RSSI measurements and carrier sense detection
Highly flexible FSK / OOK
demodulator
(optional bit clock)
(optional low jitter serial
data output for legacy
protocols)
Data interface with
signal chain access
XOSC_Q1
XOSC_Q2
Ultra low power 40 kHz
auto-calibrated RC oscillator
(optional 40 kHz
clock input)
CSn (chip select)
SI (serial input)
SO (serial output)
SCLK (serial clock)
(optional GPIO3/2/0)
Modulator
Fully integrated fractional-N
frequency synthesizer
Output power ramping and OOK / ASK modulation
IF amp
IF amp
(optional auto detected
external XOSC / TCXO)
(optional GPIO for
antenna diversity)
I
Q
Battery sensor /
temp sensor
Power on reset
AES-128
accelerator
CC1201
SWRS154B –OCTOBER 2013–REVISED OCTOBER 2014
1.3Description
The CC1201 device is a fully integrated single-chip radio transceiver designed for high performance at
very low-power and low-voltage operation in cost-effective wireless systems. All filters are integrated, thus
removing the need for costly external SAW and IF filters. The device is mainly intended for the ISM
(Industrial, Scientific, and Medical) and SRD (Short Range Device) frequency bands at 164–190 MHz,
410–475 MHz, and 820–950 MHz.
The CC1201 device provides extensive hardware support for packet handling, data buffering, burst
transmissions, clear channel assessment, link quality indication, and Wake-On-Radio. The main operating
parameters of the CC1201 device can be controlled through an SPI interface. In a typical system, the
CC1201 device will be used with a microcontroller and only few external passive components.
The CC1201 offers the same performance as the CC1200 for channel filter bandwidths of 50 kHz or more,
and therefore presents a lower cost option for applications that do not require narrowband support.
www.ti.com
PART NUMBERPACKAGEBODY SIZE
CC1201RHBVQFN (32)5.00 mm x 5.00 mm
(1) For more information, see Section 8, Mechanical Packaging and Orderable Information
1.4Functional Block Diagram
Figure 1-1 shows the system block diagram of the CC120x family of devices.
The following table lists the pin-out configuration for the CC1201 device.
PIN NO. PIN NAMETYPE / DIRECTION DESCRIPTION
1VDD_GUARDPower2.0–3.6 V VDD
2RESET_NDigital inputAsynchronous, active-low digital reset
3GPIO3Digital I/OGeneral-purpose I/O
4GPIO2Digital I/OGeneral-purpose I/O
5DVDDPower2.0–3.6 VDD to internal digital regulator
6DCPLPowerDigital regulator output to external decoupling capacitor
7SIDigital inputSerial data in
8SCLKDigital inputSerial data clock
9SO(GPIO1)Digital I/OSerial data out (general-purpose I/O)
10GPIO0Digital I/OGeneral-purpose I/O
11CSnDigital inputActive-low chip select
12DVDDPower2.0–3.6 V VDD
13AVDD_IFPower2.0–3.6 V VDD
14RBIASAnalogExternal high-precision resistor
15AVDD_RFPower2.0–3.6 V VDD
16N.C.Not connected
17PAAnalogSingle-ended TX output (requires DC path to VDD)
18TRX_SWAnalog
19LNA_PAnalogDifferential RX input (requires DC path to ground)
20LNA_NAnalogDifferential RX input (requires DC path to ground)
21DCPL_VCOPowerPin for external decoupling of VCO supply regulator
22AVDD_SYNTH1Power2.0–3.6 V VDD
23LPF0AnalogExternal loopfilter components
24LPF1AnalogExternal loopfilter components
25AVDD_PFD_CHPPower2.0–3.6 V VDD
26DCPL_PFD_CHPPowerPin for external decoupling of PFD and CHP regulator
27AVDD_SYNTH2Power2.0–3.6 V VDD
28AVDD_XOSCPower2.0–3.6 V VDD
29DCPL_XOSCPowerPin for external decoupling of XOSC supply regulator
30XOSC_Q1Analog
31XOSC_Q2Analog
32EXT_XOSCDigital input
–GNDGround padThe ground pad must be connected to a solid ground plane.
TX and RX switch. Connected internally to GND in TX and floating (highimpedance) in RX.
Crystal oscillator pin 1 (must be grounded if a TCXO or other external clock
connected to EXT_XOSC is used)
Crystal oscillator pin 2 (must be left floating if a TCXO or other external clock
connected to EXT_XOSC is used)
Pin for external clock input (must be grounded if a regular crystal connected to
XOSC_Q1 and XOSC_Q2 is used)
All measurements performed on CC1200EM_868_930 rev.1.0.0, CC1200EM_420_470 rev.1.0.1, or
CC1200EM_169 rev.1.2.
CC1201
SWRS154B –OCTOBER 2013–REVISED OCTOBER 2014
4.1Absolute Maximum Ratings
(1)(2)
over operating free-air temperature range (unless otherwise noted)
PARAMETERMINMAXUNITCONDITION
Supply voltage (VDD, AVDD_x)–0.33.9VAll supply pins must have the same voltage
Input RF level+10dBm
Voltage on any digital pin–0.3VDD+0.3Vmax 3.9 V
Voltage on any analog Pin
(including DCPL pins)
–0.32.0V
(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating
conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) All voltage values are with respect to VSS, unless otherwise noted.
4.2Handling Ratings
MINMAXUNIT
T
stg
V
ESD
Storage temperature range–40125°C
ElectrostaticHuman body model (HBM), per ANSI/ESDA/JEDEC JS001
discharge
(ESD)
performance:
Charged device model (CDM), per JESD22-
(2)
C101
All pins–500500V
(1)
–22kV
(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V HBM allows safe manufacturing with a standard ESD control process.
• JESD51-3, Low Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages
• JESD51-7, High Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages
• JESD51-9, Test Boards for Area Array Surface Mount Package Thermal Measurements
Power dissipation of 40 mW and an ambient temperature of 25ºC is assumed.
Check for data packet every 1 second using8µA
eWOR
(1) See the sniff mode design note for more information (SWRA428)
at regular intervals looking for an incoming packet.
Sniff mode configured to terminate on carrier
sense, and is measured using RSSI_VALID
_COUNT = 1 (0 for 1.2 kbps), AGC_WIN_SIZE = 0,
and SETTLE_WAIT = 1.
Peak current consumption during packet reception
50 kbps, 5-byte preamble, 40-kHz RC oscillator
used as eWOR timer
All RX measurements made at the antenna connector, to a bit error rate (BER) limit of 1%. Selectivity and
blocking is measured with the desired signal 3 dB above the sensitivity level.
4.10.1 General Receive Parameters (High-Performance Mode)
+16dBmAt 868 MHz with VDD = 3.6 V
+15dBmAt 433 MHz
+16dBmAt 433 MHz with VDD = 3.6 V
+15dBmAt 169 MHz
+16dBmAt 169 MHz with VDD = 3.6 V
–12dBmWithin fine step size range
–38dBmWithin coarse step size range
TA= 25°C, VDD = 3.0 V, fc= 869.5 MHz (unless otherwise noted)
The turnaround behavior to and from RX and/or TX is highly configurable, and the time it takes will depend on
how the device is set up. See the CC120X user guide (SWRU346) for more information.
PARAMETERMINTYPMAXUNITCONDITION
Powerdown to IDLE0.24msDepends on crystal
IDLE to RX/TX
RX/TX turnaround43µs
RX-to-RX turnaround
TX-to-TX turnaround
RX/TX to IDLE time
Frequency synthesizer calibration314µsWhen using SCAL strobe
Minimum required number of preambleRequired for RF front end gain settling only. Digital
bytesdemodulation does not require preamble for settling
Time from start RX until valid RSSI
Including gain settling (function of channel
bandwidth. Programmable for trade-off
between speed and accuracy)
(1) See the design note on RSSI and response time. It is written for the CC112X devices, but the same principles apply for the CC1201
device.
(1)
133µsCalibration disabled
369µsCalibration enabled
369µsWith PLL calibration
0µsWithout PLL calibration
369µsWith PLL calibration
0µsWithout PLL calibration
237µsCalibrate when leaving RX/TX enabled
0µsCalibrate when leaving RX/TX disabled
0.5bytes
0.25ms120-kHz channels
4.14 40-MHz Crystal Oscillator
TA= 25°C, VDD = 3.0 V (unless otherwise noted)
PARAMETERMINTYPMAXUNITCONDITION
It is expected that there will be degraded sensitivity
at multiples of XOSC/2 in RX, and an increase in
spurious emissions when the RF channel is close to
Crystal frequency38.440MHz
Load capacitance (CL)10pF
ESR60ΩSimulated over operating conditions
Start-up time0.24msDepends on crystal
multiples of XOSC in TX. We recommend that the
RF channel is kept RX_BW/2 away from XOSC/2 in
RX, and that the level of spurious emissions be
evaluated if the RF channel is closer than 1 MHz to
multiples of XOSC in TX.
4.15 40-MHz Clock Input (TCXO)
TA= 25°C, VDD = 3.0 V if nothing else stated
PARAMETERMINTYPMAXUNITCONDITION
Clock frequency38.440MHz
TCXO with CMOS outputTCXO with CMOS output directly
High input voltage1.4VDDV
Low input voltage00.6V
Rise / Fall time2ns
Clipped sine outputTCXO clipped sine output connected
Clock frequency32kHz
32-kHz clock input pin input high voltage0.8 x VDDV
32-kHz clock input pin input low voltage0.2 x VDDV
4.17 40-kHz RC Oscillator
TA= 25°C, VDD = 3.0 V (unless otherwise noted)
PARAMETERMINTYPMAXUNITCONDITION
Frequency40kHz
Frequency accuracy after calibration±0.1%
Initial calibration time1.32ms
After calibration (frequency calibrated against the
40-MHz crystal or TCXO)
Relative to frequency reference (that is, 40-MHz
crystal or TCXO)
4.18 I/O and Reset
TA= 25°C, VDD = 3.0 V (unless otherwise noted)
PARAMETERMINTYPMAXUNITCONDITION
Logic input high voltageV
Logic input low voltageV
Logic output high voltageV
Logic output low voltageV
Power-on reset threshold1.3VVoltage on DVDD pin
0.8 x
VDD
0.8 x
VDD
0.2 x
VDD
0.2 x
VDD
At 4-mA output load or less
CC1201
4.19 Temperature Sensor
TA= 25°C, VDD = 3.0 V (unless otherwise noted).
PARAMETERMINTYPMAXUNITCONDITION
Temperature sensor range–4085°C
Temperature coefficient2.66mV / °C
Typical output voltage794mV
VDD coefficient1.17mV / V
The CC1201 device can be configured to provide a voltage proportional to temperature on GPIO1. The
temperature can be estimated by measuring this voltage (see Section 4.19, Temperature Sensor). For more
information, see the temperature sensor design note (SWRA415).
Change in sensor output voltage versus change in
temperature
Typical sensor output voltage at TA = 25°C, VDD =
3.0 V
Change in sensor output voltage versus change in
(optional low jitter serial
data output for legacy
protocols)
Data interface with
signal chain access
XOSC_Q1
XOSC_Q2
Ultra low power 40 kHz
auto-calibrated RC oscillator
(optional 40 kHz
clock input)
CSn (chip select)
SI (serial input)
SO (serial output)
SCLK (serial clock)
(optional GPIO3/2/0)
Modulator
Fully integrated fractional-N
frequency synthesizer
Output power ramping and OOK / ASK modulation
IF amp
IF amp
(optional auto detected
external XOSC / TCXO)
(optional GPIO for
antenna diversity)
I
Q
Battery sensor /
temp sensor
Power on reset
AES-128
accelerator
www.ti.com
5Detailed Description
5.1Block Diagram
Figure 5-1 shows the system block diagram of the CC120x family of devices.
CC1201
SWRS154B –OCTOBER 2013–REVISED OCTOBER 2014
Figure 5-1. System Block Diagram
5.2Frequency Synthesizer
At the center of the CC1201 device there is a fully integrated, fractional-N, ultra-high-performance
frequency synthesizer. The frequency synthesizer is designed for excellent phase noise performance,
providing very high selectivity and blocking performance. The system is designed to comply with the most
stringent regulatory spectral masks at maximum transmit power.
Either a crystal can be connected to XOSC_Q1 and XOSC_Q2, or a TCXO can be connected to the
EXT_XOSC input. The oscillator generates the reference frequency for the synthesizer, as well as clocks
for the analog-to-digital converter (ADC) and the digital part. To reduce system cost, the CC1201 device
has high-accuracy frequency estimation and compensation registers to measure and compensate for
crystal inaccuracies. This compensation enables the use of lower cost crystals. If a TCXO is used, the
CC1201 device automatically turns on and off the TCXO when needed to support low-power modes and
The CC1201 device features a highly flexible receiver. The received RF signal is amplified by the lownoise amplifier (LNA) and is down-converted in quadrature (I/Q) to the intermediate frequency (IF). At IF,
the I/Q signals are digitized by the high dynamic-range ADCs.
An advanced automatic gain control (AGC) unit adjusts the front-end gain, and enables the CC1201
device to receive strong and weak signals, even in the presence of strong interferers. High-attenuation
channel and data filtering enable reception with strong neighbor channel interferers. The I/Q signal is
converted to a phase and magnitude signal to support the FSK and OOK modulation schemes.
A unique I/Q compensation algorithm removes any problem of I/Q mismatch, thus avoiding
time-consuming and costly I/Q image calibration steps.
5.4Transmitter
The CC1201 transmitter is based on direct synthesis of the RF frequency (in-loop modulation). To use the
spectrum effectively, the CC1201 device has extensive data filtering and shaping in TX mode to support
high throughput data communication in narrowband channels. The modulator also controls power ramping
to remove issues such as spectral splattering when driving external high-power RF amplifiers.
www.ti.com
NOTE
5.5Radio Control and User Interface
The CC1201 digital control system is built around the main radio control (MARC), which is implemented
using an internal high-performance, 16-bit ultra-low-power processor. MARC handles power modes, radio
sequencing, and protocol timing.
A 4-wire SPI serial interface is used for configuration, strobe commands, and FIFO access. The digital
baseband includes support for channel configuration, packet handling, and data buffering. The host MCU
can stay in sleep mode until a valid RF packet is received. This greatly reduces power consumption.
When the host MCU receives a valid RF packet, it burst-reads the data. This reduces the required
computing power.
The CC1201 radio control and user interface are based on the widely used CC1101 transceiver. This
relationship enables an easy transition between the two platforms. The command strobes and the main
radio states are the same for the two platforms.
For legacy formats, the CC1201 device also supports two serial modes.
•Synchronous serial mode: The CC1201 device performs bit synchronization and provides the MCU
with a bit clock with associated data.
•Transparent mode: The CC1201 device outputs the digital baseband signal using a digital interpolation
filter to eliminate jitter introduced by digital filtering and demodulation.
5.6Enhanced Wake-On-Radio (eWOR)
eWOR, using a flexible integrated sleep timer, enables automatic receiver polling with no intervention from
the MCU. When the CC1201 device enters RX mode, it listens and then returns to sleep if a valid RF
packet is not received. The sleep interval and duty cycle can be configured to make a trade-off between
network latency and power consumption. Incoming messages are time-stamped to simplify timer resynchronization.
The eWOR timer runs off an ultra-low-power RC oscillator. To improve timing accuracy, the RC oscillator
can be automatically calibrated to the RF crystal in configurable intervals.
The CC1201 device supports quick start up times, and requires few preamble bits. RX Sniff Mode uses
these conditions to dramatically reduce the current consumption while the receiver is waiting for data.
Because the CC1201 device can wake up and settle much faster than the duration of most preambles, it
is not required to be in RX mode continuously while waiting for a packet to arrive. Instead, the Enhanced
Wake On Radio feature can be used to put the device into sleep mode periodically. By setting an
appropriate sleep time, the CC1201 device can wake up and receive the packet when it arrives with no
performance loss. This sequence removes the need for accurate timing synchronization between
transmitter and receiver, and lets the user trade off current consumption between the transmitter and
receiver.
For more information, see the sniff mode design note (SWRA428).
5.8Antenna Diversity
Antenna diversity can increase performance in a multipath environment. An external antenna switch is
required. The CC1201 device uses one of the GPIO pins to automatically control the switch. This device
also supports differential output control signals typically used in RF switches.
If antenna diversity is enabled, the GPIO alternates between high and low states until a valid RF input
signal is detected. An optional acknowledge packet can be transmitted without changing the state of the
GPIO.
CC1201
SWRS154B –OCTOBER 2013–REVISED OCTOBER 2014
An incoming RF signal can be validated by received signal strength or by using the automatic preamble
detector. Using the automatic preamble detector ensures a more robust system and avoids the need to
set a defined signal strength threshold (such a threshold sets the sensitivity limit of the system).
Advanced capture logic locks onto the synchronization word and does not require preamble settling bytes.
Therefore, receiver settling time is reduced to the settling time of the AGC, typically 4 bits.
The WaveMatch feature also greatly reduces false sync triggering on noise, further reducing the power
consumption and improving sensitivity and reliability. The same logic can also be used as a highperformance preamble detector to reliably detect a valid preamble in the channel.
www.ti.com
See swrc046 for more information.
Figure 5-2. Receiver Configurator in SmartRF™ Studio
MCU connection
SPI interface and
optional gpio pins
VDD
VDD
VDD
(optional control pin
from CC1200)
AVDD_PFD_CHP
XOSC_Q2
XOSC_Q1
DCPL_PFD_CHP
AVDD_SYNTH2
DCPL_XOSC
AVDD_XOSC
EXT_XOSC
RESET_N
GPIO3
GPIO2
DVDD
VDD_GUARD
DCPL
SI
SCLK
CSn
SO (GPIO1)
DVDD
RBIAS
AVDD_IF
AVDD_RF
N.C.
GPIO0
LNA_P
LNA_N
DCPL_VCO
AVDD_SYNTH1
PA
TRX_SW
LPF0
LPF1
www.ti.com
6Typical Application Circuit
This section is intended only as an introduction.
Very few external components are required for the operation of the CC1201 device. Figure 6-1 shows a
typical application circuit. The board layout will greatly influence the performance of the CC1201 device.
Figure 6-1 does not show decoupling capacitors for power pins.
For more information, see the reference designs available for the CC1201 device in Section 7.2,
Documentation Support.
Figure 6-1. Typical Application Circuit
Submit Documentation Feedback
Product Folder Links: CC1201
CC1201
SWRS154B –OCTOBER 2013–REVISED OCTOBER 2014
7Device and Documentation Support
7.1Device Support
7.1.1Development Support
7.1.1.1Configuration Software
The CC1201 device can be configured using the SmartRF Studio software (SWRC046). The SmartRF
Studio software is highly recommended for obtaining optimum register settings, and for evaluating
performance and functionality.
7.1.2Device and Development-Support Tool Nomenclature
To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all
microprocessors (MPUs) and support tools. Each device has one of three prefixes: X, P, or null (no prefix)
(for example, CC1201). Texas Instruments recommends two of three possible prefix designators for its
support tools: TMDX and TMDS. These prefixes represent evolutionary stages of product development
from engineering prototypes (TMDX) through fully qualified production devices and tools (TMDS).
Device development evolutionary flow:
XExperimental device that is not necessarily representative of the final device's electrical
specifications and may not use production assembly flow.
www.ti.com
PPrototype device that is not necessarily the final silicon die and may not necessarily meet
final electrical specifications.
nullProduction version of the silicon die that is fully qualified.
Support tool development evolutionary flow:
TMDXDevelopment-support product that has not yet completed Texas Instruments internal
qualification testing.
TMDSFully qualified development-support product.
X and P devices and TMDX development-support tools are shipped against the following disclaimer:
"Developmental product is intended for internal evaluation purposes."
Production devices and TMDS development-support tools have been characterized fully, and the quality
and reliability of the device have been demonstrated fully. TI's standard warranty applies.
Predictions show that prototype devices (X or P) have a greater failure rate than the standard production
devices. Texas Instruments recommends that these devices not be used in any production system
because their expected end-use failure rate still is undefined. Only qualified production devices are to be
used.
TI device nomenclature also includes a suffix with the device family name. This suffix indicates the
package type (for example, RHB), the temperature range (for example, blank is the default commercial
temperature range), and the device speed range, in megahertz. provides a legend for reading the
complete device name for any CC1201 device.
For orderable part numbers of CC1201 devices in the QFN package types, see the Package Option
Addendum of this document, the TI website (www.ti.com), or contact your TI sales representative.
The following documents describe the CC1201 processor. Copies of these documents are available on the
Internet at www.ti.com. Tip: Enter the literature number in the search box provided at www.ti.com.
SWRR106CC112x IPC 868- and 915-MHz 2-layer Reference Design
SWRR107CC112x IPC 868- and 915-MHz 4-layer Reference Design
SWRR122CC1201EM 420- to 470-MHz Reference Design
SWRR121CC1201EM 868- to 930-MHz Reference Design
SWRC046SmartRF Studio Software
SWRA428CC112x/CC120x Sniff Mode Application Note
7.3Community Resources
The following links connect to TI community resources. Linked contents are provided "AS IS" by the
respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views;
see TI's Terms of Use.
TI E2E™ Online CommunityTI's Engineer-to-Engineer(E2E) Community.Created tofoster
collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge,
explore ideas and help solve problems with fellow engineers.
CC1201
SWRS154B –OCTOBER 2013–REVISED OCTOBER 2014
TI Embedded Processors Wiki Texas Instruments Embedded Processors Wiki. Established to help
developers get started with Embedded Processors from Texas Instruments and to foster
innovation and growth of general knowledge about the hardware and software surrounding
these devices.
7.4Trademarks
SmartRF, E2E are trademarks of Texas Instruments.
All other trademarks are the property of their respective owners.
7.5Electrostatic Discharge Caution
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with
appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more
susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.
7.6Glossary
SLYZ022 — TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.
The following pages include mechanical packaging and orderable information. This information is the most
current data available for the designated devices. This data is subject to change without notice and
revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
CC1201RHBRACTIVEVQFNRHB323000RoHS & Green NIPDAU | NIPDAUAG Level-3-260C-168 HR-40 to 85CC1201
CC1201RHBTACTIVEVQFNRHB32250RoHS & Green NIPDAU | NIPDAUAGLevel-3-260C-168 HR-40 to 85CC1201
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
Package Type Package
(1)
Drawing
Pins Package
Qty
Eco Plan
(2)
Lead finish/
Ball material
(6)
MSL Peak Temp
(3)
Op Temp (°C)Device Marking
(4/5)
(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based
flame retardants must also meet the <=1000ppm threshold requirement.
(3)
MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4)
There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5)
Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
(6)
Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two
lines if the finish value exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.
www.ti.com
4224745/A
PACKAGE OUTLINE
PIN 1 INDEX AREA
1 MAX
0.05
0.00
28X 0.5
SCALE 3.000
VQFN - 1 mm max heightRHB0032E
PLASTIC QUAD FLATPACK - NO LEAD
A
9
8
5.1
4.9
2X 3.5
3.45 0.1
16
B
5.1
4.9
EXPOSED
THERMAL PAD
17
OPTIONAL METAL THICKNESS
C
SEATING PLANE
0.08 C
SEE SIDE WALL
DETAIL
(0.1)
SIDE WALL DETAIL
20.000
(0.2) TYP
2X
3.5
PIN 1 ID
(OPTIONAL)
33
1
32
SYMM
32X
25
0.5
0.3
SYMM
24
0.3
32X
0.2
0.1C A B
0.05
C
4223442/B 08/2019
NOTES:
1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.
www.ti.com
32X (0.6)
32
EXAMPLE BOARD LAYOUT
VQFN - 1 mm max heightRHB0032E
PLASTIC QUAD FLATPACK - NO LEAD
( 3.45)
SYMM
25
32X (0.25)
28X (0.5)
( 0.2) TYP
VIA
(R0.05)
TYP
1
33
8
9
(4.8)
(1.475)
16
24
(1.475)
SYMM
(4.8)
17
LAND PATTERN EXAMPLE
SCALE:18X
0.07 MAX
ALL AROUND
METAL
SOLDER MASK
OPENING
NON SOLDER MASK
DEFINED
(PREFERRED)
0.07 MIN
ALL AROUND
SOLDER MASK
OPENING
METAL UNDER
SOLDER MASK
SOLDER MASK
DEFINED
SOLDER MASK DETAILS
4223442/B 08/2019
NOTES: (continued)
4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature
number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown
on this view. It is recommended that vias under paste be filled, plugged or tented.
www.ti.com
(R0.05) TYP
32X (0.6)
32
EXAMPLE STENCIL DESIGN
VQFN - 1 mm max heightRHB0032E
PLASTIC QUAD FLATPACK - NO LEAD
4X ( 1.49)
(0.845)
25
32X (0.25)
28X (0.5)
METAL
TYP
1
33
8
9
SYMM
16
24
(0.845)
SYMM
(4.8)
17
(4.8)
SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
EXPOSED PAD 33:
75% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
NOTES: (continued)
6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
design recommendations.
SCALE:20X
4223442/B 08/2019
www.ti.com
IMPORTANT NOTICE AND DISCLAIMER
TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE
DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”
AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY
IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD
PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate
TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable
standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you
permission to use these resources only for development of an application that uses the TI products described in the resource. Other
reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third
party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims,
damages, costs, losses, and liabilities arising out of your use of these resources.
TI’s products are provided subject to TI’s Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on
ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable
warranties or warranty disclaimers for TI products.