With 0.4-dB Step Size
– Automatic Output Power Ramping
– Supported Modulation Formats:
2-FSK, 2-GFSK, 4-FSK, 4-GFSK, MSK, OOK
– Supports Data Rate Up to 1.25 Mbps in
Transmit and Receive
• Low Current Consumption:
– Enhanced Wake-On-Radio (eWOR)
Functionality for Automatic Low-Power Receive
Polling
– Power Down: 0.12 μA (0.5 μA With eWOR
Timer Active)
•RX: 0.5 mA in RX Sniff Mode
•RX: 19 mA Peak Current in Low-Power
Mode
•RX: 23 mA Peak Current in HighPerformance Mode
•TX: 46 mA at +14 dBm
• Other:
– Data FIFOs: Separate 128-Byte RX and TX
– Support for Seamless Integration With the
CC1190 Device for Increased Range Providing
up to 3-dB Improvement in RX Sensitivity and
up to +27 dBm TX Output Power
Processing for Improved Sync Detect
Performance
– Autonomous Image Removal
– Security: Hardware AES128 Accelerator
– Data FIFOs: Separate 128-Byte RX and TX
– Includes Functions for Antenna Diversity
Support
– Support for Retransmission
– Support for Auto-Acknowledge of Received
Packets
– Automatic Clear Channel Assessment (CCA) for
Listen-Before-Talk (LBT) Systems
– Built-in Coding Gain Support for Increased
Range and Robustness
– Digital RSSI Measurement
– Improved OOK Shaping for Less Occupied
Bandwidth, Enabling Higher Output Power While
Meeting Regulatory Requirements
• Dedicated Packet Handling for 802.15.4g:
– CRC 16/32
– FEC, Dual Sync Detection (FEC and non-FEC
• Regulations – Suitable for Systems Targeting
Compliance With:
– Europe: ETSI EN 300 220
– US: FCC CFR47 Part 15
– Japan: ARIB STD-T108
CC1201
1.2Applications
•Low-Power, High-Performance, Wireless Systems•Home and Building Automation
With Data Rate up to 1250 kbps
•ISM/SRD Bands: 169, 433, 868, 915, and
920 MHz
•Possible Support for Additional Frequency Bands:
137 to 158.3 MHz, 205 to 237.5 MHz, and 274 to
316.6 MHz
•Smart Metering (AMR/AMI)
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
•Wireless Alarm and Security Systems
•Industrial Monitoring and Control
•Wireless Healthcare Applications
•Wireless Sensor Networks and Active RFID
•IEEE 802.15.4g Applications
BIAS
RBIAS
XOSC_Q1
XOSC_Q2
XOSC
LNA
0
90
FREQ
SYNTH
ADC
ADC
DEMODULATOR
PACKET HANDLER
RXFIFO
MODULATOR
TXFIFO
RADIO CONTROL& POWER MANAGEMENT
LNA_P
LNA_N
PA
EXT_XOSC
PA
LFC1
CS_N
SI
SO (GPIO0)
SCLK
GPIO2
GPIO1
GPIO3
DIGITALINTERFACE TO MCU
LFC0
CC120x
MARC
Main Radio Control unit
Ultra low power 16 bit
MCU
256 byte
FIFO RAM
buffer
4 kbyte
ROM
RF and DSP frontend
Packet handler
and FIFO control
Configuration and
status registers
eWOR
Enhanced ultra low power
Wake On Radio timer
SPI
Serial configuration
and data interface
Interrupt and
IO handler
System bus
PAout
LNA_P
LNA_N
90 dB dynamic
range ADC
90 dB dynamic
range ADC
High linearity
LNA
+16 dBm high
efficiency PA
Channel
filter
XOSC
Cordic
AGC
Automatic Gain Control, 60dB VGA range
RSSI measurements and carrier sense detection
Highly flexible FSK / OOK
demodulator
(optional bit clock)
(optional low jitter serial
data output for legacy
protocols)
Data interface with
signal chain access
XOSC_Q1
XOSC_Q2
Ultra low power 40 kHz
auto-calibrated RC oscillator
(optional 40 kHz
clock input)
CSn (chip select)
SI (serial input)
SO (serial output)
SCLK (serial clock)
(optional GPIO3/2/0)
Modulator
Fully integrated fractional-N
frequency synthesizer
Output power ramping and OOK / ASK modulation
IF amp
IF amp
(optional auto detected
external XOSC / TCXO)
(optional GPIO for
antenna diversity)
I
Q
Battery sensor /
temp sensor
Power on reset
AES-128
accelerator
CC1201
SWRS154B –OCTOBER 2013–REVISED OCTOBER 2014
1.3Description
The CC1201 device is a fully integrated single-chip radio transceiver designed for high performance at
very low-power and low-voltage operation in cost-effective wireless systems. All filters are integrated, thus
removing the need for costly external SAW and IF filters. The device is mainly intended for the ISM
(Industrial, Scientific, and Medical) and SRD (Short Range Device) frequency bands at 164–190 MHz,
410–475 MHz, and 820–950 MHz.
The CC1201 device provides extensive hardware support for packet handling, data buffering, burst
transmissions, clear channel assessment, link quality indication, and Wake-On-Radio. The main operating
parameters of the CC1201 device can be controlled through an SPI interface. In a typical system, the
CC1201 device will be used with a microcontroller and only few external passive components.
The CC1201 offers the same performance as the CC1200 for channel filter bandwidths of 50 kHz or more,
and therefore presents a lower cost option for applications that do not require narrowband support.
www.ti.com
PART NUMBERPACKAGEBODY SIZE
CC1201RHBVQFN (32)5.00 mm x 5.00 mm
(1) For more information, see Section 8, Mechanical Packaging and Orderable Information
1.4Functional Block Diagram
Figure 1-1 shows the system block diagram of the CC120x family of devices.
The following table lists the pin-out configuration for the CC1201 device.
PIN NO. PIN NAMETYPE / DIRECTION DESCRIPTION
1VDD_GUARDPower2.0–3.6 V VDD
2RESET_NDigital inputAsynchronous, active-low digital reset
3GPIO3Digital I/OGeneral-purpose I/O
4GPIO2Digital I/OGeneral-purpose I/O
5DVDDPower2.0–3.6 VDD to internal digital regulator
6DCPLPowerDigital regulator output to external decoupling capacitor
7SIDigital inputSerial data in
8SCLKDigital inputSerial data clock
9SO(GPIO1)Digital I/OSerial data out (general-purpose I/O)
10GPIO0Digital I/OGeneral-purpose I/O
11CSnDigital inputActive-low chip select
12DVDDPower2.0–3.6 V VDD
13AVDD_IFPower2.0–3.6 V VDD
14RBIASAnalogExternal high-precision resistor
15AVDD_RFPower2.0–3.6 V VDD
16N.C.Not connected
17PAAnalogSingle-ended TX output (requires DC path to VDD)
18TRX_SWAnalog
19LNA_PAnalogDifferential RX input (requires DC path to ground)
20LNA_NAnalogDifferential RX input (requires DC path to ground)
21DCPL_VCOPowerPin for external decoupling of VCO supply regulator
22AVDD_SYNTH1Power2.0–3.6 V VDD
23LPF0AnalogExternal loopfilter components
24LPF1AnalogExternal loopfilter components
25AVDD_PFD_CHPPower2.0–3.6 V VDD
26DCPL_PFD_CHPPowerPin for external decoupling of PFD and CHP regulator
27AVDD_SYNTH2Power2.0–3.6 V VDD
28AVDD_XOSCPower2.0–3.6 V VDD
29DCPL_XOSCPowerPin for external decoupling of XOSC supply regulator
30XOSC_Q1Analog
31XOSC_Q2Analog
32EXT_XOSCDigital input
–GNDGround padThe ground pad must be connected to a solid ground plane.
TX and RX switch. Connected internally to GND in TX and floating (highimpedance) in RX.
Crystal oscillator pin 1 (must be grounded if a TCXO or other external clock
connected to EXT_XOSC is used)
Crystal oscillator pin 2 (must be left floating if a TCXO or other external clock
connected to EXT_XOSC is used)
Pin for external clock input (must be grounded if a regular crystal connected to
XOSC_Q1 and XOSC_Q2 is used)
All measurements performed on CC1200EM_868_930 rev.1.0.0, CC1200EM_420_470 rev.1.0.1, or
CC1200EM_169 rev.1.2.
CC1201
SWRS154B –OCTOBER 2013–REVISED OCTOBER 2014
4.1Absolute Maximum Ratings
(1)(2)
over operating free-air temperature range (unless otherwise noted)
PARAMETERMINMAXUNITCONDITION
Supply voltage (VDD, AVDD_x)–0.33.9VAll supply pins must have the same voltage
Input RF level+10dBm
Voltage on any digital pin–0.3VDD+0.3Vmax 3.9 V
Voltage on any analog Pin
(including DCPL pins)
–0.32.0V
(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating
conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) All voltage values are with respect to VSS, unless otherwise noted.
4.2Handling Ratings
MINMAXUNIT
T
stg
V
ESD
Storage temperature range–40125°C
ElectrostaticHuman body model (HBM), per ANSI/ESDA/JEDEC JS001
discharge
(ESD)
performance:
Charged device model (CDM), per JESD22-
(2)
C101
All pins–500500V
(1)
–22kV
(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V HBM allows safe manufacturing with a standard ESD control process.
• JESD51-3, Low Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages
• JESD51-7, High Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages
• JESD51-9, Test Boards for Area Array Surface Mount Package Thermal Measurements
Power dissipation of 40 mW and an ambient temperature of 25ºC is assumed.
Check for data packet every 1 second using8µA
eWOR
(1) See the sniff mode design note for more information (SWRA428)
at regular intervals looking for an incoming packet.
Sniff mode configured to terminate on carrier
sense, and is measured using RSSI_VALID
_COUNT = 1 (0 for 1.2 kbps), AGC_WIN_SIZE = 0,
and SETTLE_WAIT = 1.
Peak current consumption during packet reception
50 kbps, 5-byte preamble, 40-kHz RC oscillator
used as eWOR timer
All RX measurements made at the antenna connector, to a bit error rate (BER) limit of 1%. Selectivity and
blocking is measured with the desired signal 3 dB above the sensitivity level.
4.10.1 General Receive Parameters (High-Performance Mode)