Texas Instruments AM26LV32CNSR, AM26LV32CNSLE, AM26LV32CDR, AM26LV32CD Datasheet

OUTPUT
AM26LV32
LOW-VOLTAGE HIGH-SPEED
QUADRUPLE DIFFERENTIAL LINE RECEIVER
SLLS202D – MAY 1995 – REVISED APRIL 2000
D
D
Operates from a Single 3.3-V Supply
D
Ultra-Low Power Dissipation . . . 27 mW Typ
D
Open-Circuit, Short-Circuit, and Terminated Fail-Safe
D
–0.3-V to 5.5-V Common-Mode Range With ±200 mV Sensitivity
D
Accepts 5-V Logic Inputs With a 3.3-V V
D
Input Hysteresis . . . 50 mV T yp
D
235 mW With Four Receivers at 32 MHz
D
Pin-to-Pin Compatible With AM26C32, AM26LS32, and MB570
CC
D OR NS† PACKAGE
(TOP VIEW)
16
1
1B
2
1A
3
1Y
4
G
5
2Y
6
2A
7
2B
GND
The NS package is only available left-ended taped and reeled.
8
15 14 13 12 11 10
V
CC
4B 4A 4Y G 3Y 3A
9
3B
description
The AM26L V32, BiCMOS, quadruple, differential line receiver with 3-state outputs is designed to be similar to TIA/EIA-422-B and ITU Recommendation V.11 receivers with reduced common-mode voltage range due to reduced supply voltage.
The device is optimized for balanced bus transmission at switching rates up to 32 MHz. The enable function is common to all four receivers and offers a choice of active-high or active-low inputs. The 3-state outputs permit connection directly to a bus-organized system. Each device features receiver high input impedance and input hysteresis for increased noise immunity , and input sensitivity of ±200 mV over a common-mode input voltage range from –0.3 V to 5.5 V . When the inputs are open circuited, the outputs are in the high logic state. This device is designed using the Texas Instruments (TI) proprietary LinIMPACT-C60 technology, facilitating ultra-low power consumption without sacrificing speed.
This device offers optimum performance when used with the AM26LV31 quadruple line drivers. The AM26LV32C is characterized for operation from 0°C to 70°C.
FUNCTION TABLE
(each receiver)
DIFFERENTIAL
INPUT
VID 0.2 V
–0.2 V < VID < 0.2 V
VID –0.2 V
Open, shorted, or
terminated
H = high level, L = low level, X = irrelevant, Z = high impedance (off), ? = indeterminate
See application information attached.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
X L H Z
ENABLES
G G
H X
H X
H X
H X
X L
X L
X L
X L
H H
? ?
L L
H H
LinIMP ACT-C60 and TI are trademarks of Texas Instruments.
PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
Copyright 2000, Texas Instruments Incorporated
1
AM26LV32 LOW-VOLTAGE HIGH-SPEED QUADRUPLE DIFFERENTIAL LINE RECEIVER
SLLS202D – MAY 1995 – REVISED APRIL 2000
1A 1B
2A 2B
3A 3B 4A 4B
4
G
12
G
2 1
6 7
10 9
14 15
1
EN
11
13
3
1Y
5
2Y
3Y
4Y
logic symbol
This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
schematics of equivalent inputs and outputs
EQUIVALENT OF EACH INPUT (A, B)
V
CC
EQUIVALENT OF EACH
ENABLE INPUT (G, G
V
CC
logic diagram (positive logic)
4
G
12
G
2
1A
1
1B
6
2A
7
2B
10
3A
9
3B
14
4A
15
4B
)
TYPICAL OF ALL OUTPUTS (Y)
11
13
3
1Y
5
2Y
3Y
4Y
V
CC
A, B
GND
1.5 k
15 k
1.5 k
7.2 k
7.2 k
Enable
G, G
GND
100
Y
GND
2
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
AM26LV32
LOW-VOLTAGE HIGH-SPEED
QUADRUPLE DIFFERENTIAL LINE RECEIVER
SLLS202D – MAY 1995 – REVISED APRIL 2000
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage range, VCC (see Note 1) –0.3 V to 6 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Input voltage range, VI (A or B inputs) –4 V to 8 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Differential input voltage, V
(see Note 2) ±12 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
ID
Enable input voltage range –0.3 V to 6 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Output voltage range, VO –0.3 V to 6 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Maximum output current, IO ±25 mA. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Package thermal impedance, θ
(see Note 3): D package 73°C/W. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
JA
NS package 64°C/W. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds 260°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Storage temperature range, T
Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. All voltage values are with respect to the GND terminal.
2. Differential input voltage is measured at the noninverting input with respect to the corresponding inverting input.
3. The package thermal impedance is calculated in accordance with JESD 51.
–65°C to 150°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
stg
recommended operating conditions
MIN NOM MAX UNIT
Supply voltage, V High-level input voltage, V Low-level input voltage, V Common-mode input voltage, V Differential input voltage, V High-level output current, I Low-level output current, I Operating free-air temperature, T
CC
IH(EN)
IL(EN)
ID
OH
OL
IC
A
AM26LV32C 0 70 °C
3 3.3 3.6 V 2 V
0.8 V
–0.3 5.5 V
±5.8
–5 mA
5 mA
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
3
AM26LV32
A
See Figure 1
LOW-VOLTAGE HIGH-SPEED QUADRUPLE DIFFERENTIAL LINE RECEIVER
SLLS202D – MAY 1995 – REVISED APRIL 2000
electrical characteristics over recommended supply-voltage and operating free-air temperature ranges (unless otherwise noted)
PARAMETER TEST CONDITIONS MIN TYP†MAX UNIT
V V V V V I I I r I I C
† ‡
Differential input high-threshold voltage 0.2 V
IT+
Differential input low-threshold voltage –0.2 V
IT–
Enable input clamp voltage II = –18 mA –0.8 –1.5 V
IK
High-level output voltage VID = 200 mV, IOH = –5 mA 2.4 3.2 V
OH
Low-level output voltage VID = –200 mV, IOL = 5 mA 0.17 0.5 V
OL
High-impedance-state output current VO = 0 to V
OZ
High-level enable input current VCC = 0 or 3 V, VI = 5.5 V 10
IH(E)
Low-level enable input current VCC = 3.6 V, VI = 0 V –10
IL(E)
Input resistance 7 12 k
I
Input current VI = 5.5 V or –0.3 V, All other inputs GND ±700 µA
I
Supply current V
CC
Power dissipation capacitance
pd
All typical values are at VCC = 3.3 V and TA = 25°C. Cpd determines the no-load dynamic current: IS = Cpd × VCC × f + ICC.
I(E)
One channel 150 pF
CC
= VCC or GND, No load, line inputs open 8 17 mA
±50 µA
µ
switching characteristics, VCC = 3.3 V, TA = 25°C
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
t
PLH
t
PHL
t
t
t
PZH
t
PZL
t
PHZ
t
PLZ
t
sk(p)
t
sk(o)
t
sk(pp)
§
t
t
#
t
sk(p) sk(o) sk(pp)
Propagation delay time, low- to high-level output Propagation delay time, high- to low-level output
Transistion time (tr or tf) See Figure 1 5 ns Output-enable time to high level See Figure 2 17 40 ns Output-enable time to low level See Figure 3 10 40 ns Output-disable time from high level See Figure 2 20 40 ns Output-disable time from low level See Figure 3 16 40 ns
§
Pulse skew 4 6 ns
Pulse skew 4 6 ns
#
Pulse skew (device to device) 6 9 ns
is |t is the maximum difference in propagation delay times between any two channels of the same device switching in the same direction.
– t
PLH
is the maximum difference in propagation delay times between any two channels of any two devices switching in the same direction.
| of each channel of the same device.
PHL
8 16 20 ns 8 16 20 ns
4
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
AM26LV32
LOW-VOLTAGE HIGH-SPEED
QUADRUPLE DIFFERENTIAL LINE RECEIVER
SLLS202D – MAY 1995 – REVISED APRIL 2000
PARAMETER MEASUREMENT INFORMATION
Generator
(see Note B)
NOTES: A. CL includes probe and jig capacitance.
B. The input pulse is supplied by a generator having the following characteristics: ZO = 50 , PRR = 10 MHz, tr and tf (10% to 90%)
2 ns, 50% duty cycle.
C. To test the active-low enable G
A B
50 50
V
CC
Figure 1. t
Generator
(see Note B)
GG
(see Note C)
, ground G and apply an inverted waveform G.
PLH
Y
and t
V
O CL = 15 pF
(see Note A)
PHL
VID = 1 V
50
A
Input
B
t
PLH
Output
50% 50%
10% 10% t
r
Test Circuit and Voltage Waveforms
A B
G
G
Y
RL = 2 k
CL = 15 pF (see Note A)
90% 90%
V
O
t
PHL
2 V
1 V
V
OH
V
OL
t
f
Input
t
PZH
Output
NOTES: A. CL includes probe and jig capacitance.
B. The input pulse is supplied by a generator having the following characteristics: ZO = 50 , PRR = 10 MHz, tr and tf (10% to 90%)
2 ns, 50% duty cycle.
C. To test the active-low enable G
Figure 2. t
, ground G and apply an inverted waveform G.
and t
PZH
V
CC
(see Note C)
50%
Test Circuit and Voltage Waveforms
PHZ
50%
50%
t
PHZ
VOH – 0.3 V
V
0 V
V
V
CC
OH
off
0
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
5
Loading...
+ 10 hidden pages