TEXAS INSTRUMENTS ADS1201 Technical data

查询ADS1201供应商查询ADS1201供应商

®

ADS1201

High Dynamic Range

DELTA-SIGMA MODULATOR

ADS1201

FEATURES

● 130dB DYNAMIC RANGE

● FULLY DIFFERENTIAL INPUT

● TWO-WIRE INTERFACE

● INTERNAL/EXTERNAL REFERENCE

● ON-CHIP SWITCHES FOR CALIBRATION

APPLICATIONS

● INDUSTRIAL PROCESS CONTROL

● INSTRUMENTATION

● SMART TRANSMITTERS

● PORTABLE INSTRUMENTS

● WEIGH SCALES

● PRESSURE TRANSDUCERS

AVDDAGND REF

REF

IN

DESCRIPTION

The ADS1201 is a precision, 130dB dynamic range,
delta-sigma (∆Σ) modulator operating from a single
+5V supply. The differential inputs are ideal for direct
connection to transducers or low level signals. With
the appropriate digital filter and modulator rate, the
device can be used to achieve 24-bit analog-to-digital
(A/D) conversion with no missing codes. Effective
resolution of 20 bits can be maintained with a digital
filter bandwidth of 1kHz at a modulator rate of 320kHz.

The ADS1201 is designed for use in high resolution
measurement applications including smart transmit­ters, industrial process control, weigh scales, chroma­tography, and portable instrumentation. It is available
in a 16-lead SOIC package.

OUT

V

BIAS

+2.5V

Reference

AINP

A

N

IN

International Airport Industrial Park • Mailing Address: PO Box 11400, Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd., Tucson, AZ 85706 • Tel: [phone]

Twx: 910-952-1111 • Internet: http://www.burr-brown.com/ • Cable: BBRCORP • Telex: 066-6491 • FAX: [phone] • Immediate Product Info: [phone]

©

1997 Burr-Brown Corporation PDS-1417C Printed in U.S.A. October, 1999

Second-Order

∆Σ

Modulator

CAL GAIN/OFFSET DGNDDV

Bias

Generator

DD

BIAS

REF

MOUT

MCLK

EN

EN

SPECIFICATIONS

At TA = +25°C, AVDD = DVDD = +5V, MCLK = 320kHz, REFEN LOW, BIASEN LOW, and external +2.5V reference, unless otherwise specified.

ADS1201U

PARAMETER CONDITIONS MIN TYP MAX UNITS

ANALOG INPUT

Absolute Input Voltage Range 0 +5 V

With V

Differential Input Voltage Range –5 +5 V

With V
Input Impedance 250
Input Capacitance 8pF
Input Leakage Current 550pA

At T

SYSTEM PERFORMANCE

Dynamic Range 10Hz Bandwidth

60Hz Bandwidth
1kHz Bandwidth

Integral Linearity Error 60Hz Bandwidth

Offset Error
Offset Drift
Gain Error

(2)

(3)

(2)

Gain Error Drift

(3)

1kHz Bandwidth

Common-Mode Rejection At DC 80 100 dB
Power Supply Rejection 80 dB

REFERENCE

Internal Reference (REF

Drift 25 ppm/°C

) 2.4 2.5 2.6 V

OUT

Noise 50 µVp-p
Load Current Source or Sink –1 1 mA
Output Impedance 2 Ω

External Reference (REF

Load Current 2.5 µA

V

Output Using Internal Reference 3.15 3.3 3.45 V

BIAS

Drift 50 ppm/°C

) 2.0 3.0 V

IN

Load Current 10 mA

DIGITAL INPUT/OUTPUT

Logic Family TTL Compatible CMOS
Logic Levels:

V

(MCLK) IIH = +5µA 2.0 DV

IH

V

(MCLK) IIL = +5µA –0.3 0.8 V

IL

V

(MOUT) IOH = 2 TTL Loads 2.4 V

OH

V

(MOUT) IOL = 2 TTL Loads 0.4 V

OL

MCLK Frequency 0.02 1 MHz

POWER SUPPLY REQUIREMENTS

Power Supply Voltage Specified Performance 4.75 5.25 V
Supply Current

Analog Current 4.6 mA
Digital Current 0.4 mA

Additional Analog Current

REF

Enabled No Load 1.6 mA

OUT

V

Enabled No Load 1 mA

BIAS

Total Power Dissipation REF

OUT

TEMPERATURE RANGE

Specified Performance –40 +85 °C

NOTES: (1) This range is set with external resistors and V
calibration functions have been employed. (3) Re-calibration can reduce these errors. (4) Input impedance changes with MCLK. (5) Assume brick wall digital
filter is used. (6) 20 Log (full scale/r ms noise). (7) After calibration, these errors will be of the order of the effective resolution.

MIN

BIAS

BIAS

to T

(1)

(1)

MAX

(5)
(5)
(5)
(5)
(5)

–10 +10 V

–20 See Note 2 +20 V

(4)

1nA

(6)

115

(6)

130
120
115

(6)
(6)

±0.0015 %FSR
±0.0015 %FSR

See Note 7 µV

1 µV/°C

See Note 7 ppm

1 µV/°C

+0.3 V

DD

, V

Disabled 25 40 mW

BIAS

(as described in the text). Other ranges are possible. (2) After the on-chip offset and gain

BIAS

kΩ

dB
dB
dB

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes
no responsibility for the use of this information, and all use of such information shall be entirely at the user’s own risk. Prices and specifications are subject to change
without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant
any BURR-BROWN product for use in life support devices and/or systems.

®

ADS1201

2

ABSOLUTE MAXIMUM RATINGS

Analog Input: Current................................................ ±100mA, Momentary

AV

DD

AV

DD

DV

DD

AGND to DGND ................................................................................ ±0.3V

REF

Digital Input Voltage to DGND ..................................–0.3V to DV

Digital Output Voltage to DGND ............................... –0.3V to DV

Lead Temperature (soldering, 10s) .............................................. +300°C

Internal Power Dissipation ............................................................. 500mW

NOTE: (1) Stresses above those listed under “Absolute Maximum Ratings” may
cause permanent damage to the device. Exposure to absolute maximum
conditions for extended periods may affect device reliability.

Voltage ................................... AGND –0.3V to AV

to DVDD...........................................................................–0.3V to 6V

to AGND .........................................................................–0.3V to 6V

to DGND.........................................................................–0.3V to 6V

Voltage to AGND............................................ –0.3V to AVDD +0.3V

IN

±10mA, Continuous

DD

DD
DD

+0.3V

+0.3V
+0.3V

ELECTROSTATIC
DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Burr-Brown
recommends that all integrated circuits be handled with
appropriate precautions. Failure to observe proper handling
and installation procedures can cause damage.

ESD damage can range from subtle performance degradation
to complete device failure. Precision integrated circuits may
be more susceptible to damage because very small parametric
changes could cause the device not to meet its published
specifications.

PIN CONFIGURATION

Top View SOIC

16

REF

15

MOUT

14

MCLK

13

DV

DD

12

DGND

11

CAL

10

GAIN/OFFSET

9

BIAS

EN

EN

REF

REF

AGND

AV

V

A
A

OUT

NIC

IN

IN

BIAS

1

DD

2
3

IN

4

ADS1201

5

P

6

N

7
8

PIN DESCRIPTIONS

PIN NO

1AVDDAnalog Input: Analog Supply, +5V nominal.
2 REF

3 REF
4 NIC Not Internally Connected.
5A
6A
7 AGND Analog Input: Analog Ground.
8V

9 BIAS

10

11 CAL Digital Input: Calibration Control Input (HIGH =

12 DGND Digital Input: Digital Ground.
13 DV
14 MCLK Digital Input: Modulator Clock Input. CMOS

15 MOUT Digital Output: Modulator Output.
16 REF

NAME DESCRIPTION

Analog Output: Internal Reference Voltage Output:

OUT

+2.5V nominal.
Analog Input: Reference Voltage Input.

IN

P Analog Input: Noninverting Input.

IN

N Analog Input: Inverting Input.

IN

BIAS

GAIN/OFFSET

Analog Output: Bias Voltage Output, nominally
+3.3V (with +2.5V reference).

Digital Input: Bias Voltage Enable Input (HIGH =

EN

enabled, LOW = disabled).
Digital Input: Gain/Offset Calibration Select Input
(with CAL LOW; HIGH = gain configuration,
LOW = offset configuration).

normal operation, LOW = gain or offset
calibration configuration).

Digital Input: Digital Supply, +5V nominal.

DD

compatible.

Digital Input: REF

EN

(HIGH = enabled, LOW = disabled).

Voltage Enable Input

OUT

PACKAGE/ORDERING INFORMATION

PACKAGE SPECIFIED

PRODUCT PACKAGE NUMBER RANGE MARKING NUMBER

DRAWING TEMPERATURE PACKAGE ORDERING TRANSPORT

ADS1201U SOL-16 211 –40°C to +85°C ADS1201U ADS1201U Rails

"""""ADS1201U/1K Tape and Reel

NOTE: (1) Models with a slash (/) are available only in Tape and Reel in the quantities indicated (e.g., /1K indicates 1000 devices per reel). Ordering 1000 pieces
of “ADS1201U/1K” will get a single 1000-piece Tape and Reel.

3

(1)

ADS1201

MEDIA

®

TYPICAL PERFORMANCE CURVES

At TA = +25°C, AVDD = DVDD = +5V, MCLK = 320kHz, REFEN LOW, BIASEN LOW, and external +2.5V reference, unless otherwise specified.

1.2

1

0.8

0.6

(ppm)

0.4

0.2

0

–5–4–3–2–1012345

110

105

rms NOISE

V

(V)

DIN

CMRR vs FREQUENCY

1.5

1.0

0.5
0

–0.5
–1.0

(ppm)

–1.5
–2.0
–2.5
–3.0
–3.5

–5–4–3–2–1012345

70

68

66

LINEARITY

(V)

V

DIN

PSRR vs FREQUENCY

CMRR (dB)

100

95

0.1 1 10 100 1000
Frequency (Hz)

30

25

20

(mA)

15

OUT

I

10

5

0

0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0

TYPICAL SINK CURRENT

(V)

V

OL

64

PSRR (dB)

62

60

0.1 1.0 10 100 1k 10k 100k
Frequency (Hz)

30

25

20

(mA)

15

OUT

I

10

5

0

0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0

TYPICAL SOURCE CURRENT

(V)

V

OL

®

ADS1201

4