TEXAS INSTRUMENTS 54ACT16827, 74ACT16827 Technical data

查询54ACT16827WD供应商
54ACT16827, 74ACT16827
20-BIT BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS
SCAS163A – JUNE 1990 – REVISED APRIL 1996
D
Widebus
D
Inputs Are TTL-Voltage Compatible
D
3-State Outputs Drive Bus Lines Directly
D
Flow-Through Architecture Optimizes
Family
PCB Layout
D
Distributed VCC and GND Pin Configuration Minimizes High-Speed Switching Noise
D
EPIC
(Enhanced-Performance Implanted
CMOS) 1-µm Process
D
500-mA Typical Latch-Up Immunity at 125°C
D
Package Options Include Plastic 300-mil Shrink Small-Outline (DL) Packages Using 25-mil Center-to-Center Pin Spacings and 380-mil Fine-Pitch Ceramic Flat (WD) Packages Using 25-mil Center-to-Center Pin Spacings
description
The ’ACT16827 are noninverting 20-bit buffers composed of two 10-bit sections with separate output-enable signals. For either 10-bit buffer section, the two output-enable (1OE1 or 2OE1 and 2OE2) inputs must both be low for the corresponding Y outputs to be active. If either output-enable input is high, the outputs of that 10-bit buffer section are in the high-impedance state.
The 74ACT16827 is packaged in TI’s shrink small-outline package, which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed­circuit-board area.
and 1OE2
54ACT16827 . . . WD PACKAGE
74ACT16827 . . . DL PACKAGE
1OE1
2OE1
1Y1 1Y2
GND
1Y3 1Y4
V
CC
1Y5 1Y6 1Y7
GND
1Y8 1Y9
1Y10
2Y1 2Y2 2Y3
GND
2Y4 2Y5 2Y6
V
CC
2Y7 2Y8
GND
2Y9
2Y10
(TOP VIEW)
1
56
2
55
3
54
4
53
5
52
6
51
7
50
8
49
9
48
10
47
11
46
12
45
13
44
14
43
15
42
16
41
17
40
18
39
19
38
20
37
21
36
22
35
23
34
24
33
25
32
26
31
27
30
28
29
1OE2 1A1 1A2 GND 1A3 A14 V
CC
1A5 1A6 1A7 GND 1A8 1A9 1A10 2A1 2A2 2A3 GND 2A4 2A5 2A6 V
CC
2A7 2A8 GND 2A9 2A10 2OE2
The 54ACT16827 is characterized for operation over the full military temperature range of –55°C to 125°C. The 74ACT16827 is characterized for operation from –40°C to 85°C.
FUNCTION TABLE
(each 8-bit section)
INPUTS
OE1 OE2
L L L L
L LH H H XX Z X H X Z
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
EPIC and Widebus are trademarks of Texas Instruments Incorporated.
UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
OUTPUT
A
Y
Copyright 1996, Texas Instruments Incorporated
1
54ACT16827, 74ACT16827 20-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
SCAS163A – JUNE 1990 – REVISED APRIL 1996
logic symbol
1OE1 1OE2
2OE1 2OE2
1A1 1A2 1A3 1A4 1A5 1A6 1A7 1A8 1A9
1A10
2A1 2A2 2A3 2A4 2A5 2A6 2A7 2A8 2A9
2A10
1 56
28 29
55 54 52 51 49 48 47 45 44 43 42 41 40 38 37 36 34 33 31 30
&
&
EN1
EN2
11
12
10 12 13 14 15 16 17 19 20 21 23 24 26 27
2
1Y1
3
1Y2
5
1Y3
6
1Y4
8
1Y5
9
1Y6 1Y7 1Y8 1Y9 1Y10 2Y1 2Y2 2Y3 2Y4 2Y5 2Y6 2Y7 2Y8 2Y9 2Y10
This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
logic diagram (positive logic)
1
1OE1
56
1OE2
55
1A1
To Nine Other Channels To Nine Other Channels
2
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
2
1Y1
2OE1 2OE2
2A1
28 29
42
15
2Y1
UNIT
54ACT16827, 74ACT16827
20-BIT BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS
SCAS163A – JUNE 1990 – REVISED APRIL 1996
absolute maximum ratings over operating free-air temperature (unless otherwise noted)
Supply voltage range, V
–0.5 V to 7 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
CC
Input voltage range, VI (see Note 1) –0.5 V to VCC + 0.5 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Output voltage range, VO (see Note 1) –0.5 V to VCC + 0.5 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Input clamp current, IIK (VI < 0 or VI > VCC) ±20 mA. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Output clamp current, IOK (VO < 0 or VO > VCC) ±50 mA. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Continuous output current, I
(VO = 0 to VCC) 50 mA. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
O
Continuous current through VCC or GND ±500 mA. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Maximum package power dissipation at TA = 55°C (in still air) (see Note 2): DL package 1.4 W. . . . . . . . . .
Storage temperature range, T
Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. The maximum package power dissipation is calculated using a junction temperature of 150_C and a board trace length of 750 mils.
–65°C to 150°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
stg
recommended operating conditions (see Note 3)
54ACT16827 54ACT16827
MIN NOM MAX MIN NOM MAX
V V V V V I
OH
I
OL
t/v Input transition rise or fall rate 0 10 0 10 ns/V T
NOTE 3: Unused inputs must be held high or low to prevent them from floating.
Supply voltage 4.5 5 5.5 4.5 5 5.5 V
CC
High-level input voltage 2 2 V
IH
Low-level input voltage 0.8 0.8 V
IL
Input voltage 0 V
I
Output voltage 0 V
O
High-level output current –24 –24 mA Low-level output current 24 24 mA
Operating free-air temperature –55 125 –40 85 °C
A
CC CC
0 V 0 V
CC CC
V V
PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
3
Loading...
+ 5 hidden pages