Teridian Semiconductor Corporation makes no warranty for the use of its products, other than expres sly
contained in the Company’s warranty detailed in the Teridian Semiconductor Corporation standard Terms
and Conditions. The company assumes no responsibility for any errors which may appear in this
document, reserves the right to change devices or specifications detailed herein at any time without
notice and does not make any commitment to update the information contained herein. Accordingly, the
reader is cautioned to verify that this document is current by comparing it to the latest version on
http://www.teridian.com or by checking with your sales representative.
Teridian Semiconductor Corp., 6440 Oak Canyon, Suite 100, Irvine, CA 92618
TEL (714) 508-8800, FAX (714) 508-8877, http://www.teridian.com
Table 3: STEM Demo Board Bill of Materials ............................................................................................. 18
Table 4: Order Numbers and Description ................................................................................................... 23
4 Rev. 1.0
UM_8430_006 78Q8430 STEM Demo Board User Manual
1 Introduction
The 78Q8430 STEM Demo Board (D8430T3B_STEM) is a design example for a 10/100BASE-TX
MAC+PHY ST Microelectronics STEM daughter card. The Demo Board plugs directly into STi5100 and
STi5514 Evaluation Systems. The network connection is provided by the 78Q8430 which is a single chip
auto-sensing, auto-switching (auto-negotiation or parallel detect modes and auto-MDIX) 10/100BASE-TX
Fast Ethernet transceiver with full duplex operation capability. The device is designed specifically for the
Audio/Visual (A/V) and Set Top Box (STB) markets and is easily interfaced to available A/V and STB core
processors.
The 78Q8430 is compliant with applicable IEEE-802.3 standards. MAC and PHY configuration and
status registers are provided as specified by IEEE802.3u. The integrated MAC is supported by an
internal 32KByte transmit and receive SRAM FIFO. The partition of transmit and receive queues are
configurable through software, allowing the 78Q8430 to be tuned for specific applications. The device
contains hardware support for TCP-IP checksum and ARC address recognition.
The 78Q8430 STEM Demo Board includes support for the following 78Q8430 hardware interface
features:
The system bus interface operates like external memory with an active low chip select.
A configurable bus interface with support for little endian and big endian formats.
Supports an asynchronous 100 MHz (max) bus clock for STi5100/5514 o peration.
Supports 32-bit, 16-bit and 8 bit wide data bus formats.
Optional EEPROM interface for configuration data.
Two programmable LED outputs for PHY status.
Single +3.3V power supply voltage with common ground plane.
A host processor interfaces directly to the FIFO via the GBI interface. The D8430T3B_STEM board is
configured for 16-bit big endian bus format by default. The bus can optionally be configured for 32-bit or
8-bit bus widths or little endian format. Figure 1 shows the 78Q8430 system interfaces.
Rev. 1.0 5
78Q8430 STEM Demo Board User Manual UM_8430_006
32-bit/16-bit/8-bit
LED
Link (Programmable)
System
Bus
Interface
Configuration
EEPROM
Interface
78Q8430
Single C hip
10/100 Ethernet
MAC & PHY
LED
Activity (Programmable)
RJ45
CAT5
Cable
Integrated RJ-45
JTAG
Interface
with 1:1
Transformer
Figure 1: 78Q8430 System Interface Diagram
This document describes the setup and configuration of the 78Q8430 STEM Demo Board. The demo
board requires operation with a +3.3V power supply sourced from the STEM bus interface on the STi5100
evaluation board. The 78Q8430 PHY interfaces to a CAT5 UTP cable via a 1:1 transformer.
The supplied software driver includes support for ST/OS-20. The included 78Q8430 Softwar e Driver Development Guidelines and 78Q8430 Software User Guide for ST/OS-20 describe the software
interfacing requirements for quick driver integration and prompt system evaluatio n of the 78Q8430.
Use this document with those listed in the Related Documentation section.
1.1 Package Contents
The 78Q8430 STEM Demo Board kit includes:
A 78Q8430 STEM Demo Board (D8430T3B_STEM).
A CD containing the 78Q8430 software device driver for ST/OS-20.
The following documents on CD:
78Q8430 STEM Demo Board User Manual (this document)
78Q8430 Preliminary Data Sheet
78Q8430 Layout Guidelines
78Q8430 Software Driver Development Guidelines
78Q8430 Software User Guide for ST/OS-20
The printed circuit board Gerber files are available upon request.
1.2 Safety and ESD Notes
Connecting live voltages to the demo board system will result in potentially hazardous voltages on the
boards.
The demo boards are ESD sensitive! ESD precautions must be taken when handling these
boards!
6 Rev. 1.0
UM_8430_006 78Q8430 STEM Demo Board User Manual
1.3 System Hardware Requirements
The following describes the minimum hardware requirements for the 78Q8430 Demo Board system:
The 78Q8430 STEM Demo Board (D8430T3B_STEM).
An STi5100 Evaluation Platform (available from ST).
A software development PC with the following minimum requirements: Pentium
RAM and 40 GB hard drive running either Windows
2000 or Windows XP.
4 CPU with 256 MB
An IP Video Server PC with the following minimum requirements: Pentium 4 CPU with 256 MB RAM
and 40 GB hard drive, 10/100 ports for demo board connection, running either Windows 200 0 or
Windows XP.
A 10/100Base-T hub or switch.
An ST Microconnect JTAG emulator. This device loads the IPSTB demo software into the STi5100
Evaluation Platform.
Television for viewing the video demo.
1.4 System Software Requirements
The following describes the minimum software requirements for embedded application programming
using the 78Q8430 Demo Board:
ST20 Toolset: STi5100 BSP Version 2.0.5 Patch 1 (available from ST).
IPBox: contains web_server, htdocs, and video_server folders (included in the 78Q8430 ST/OS-20
driver software release package).
IPSTB application: Ipstba3_esp – 5100 (included in the 78Q8430 ST/OS-20 driver software release
package).
Rev. 1.0 7
78Q8430 STEM Demo Board User Manual UM_8430_006
2 Hardware Setup
2.1 Jumper and Dip Switch Settings
The 78Q8430 STEM Demo Board utilizes various jumpers (J5, J6, and J8) and dip switches (S3) for
establishing the startup configuration of the 78Q8430 device. Figure 2 shows the location of the jumpers
and dip switch. Table 1 and Table 2 describe the jumper and dip switch options. The jumper and switch
numbers and settings are printed on the demo board.
0, 0 (default) = big endian (MSB at high bit positions)
0, 1 = bytes are little endian inside 16 bit words
1, 0 = word endian (MSW at low bit positions)
1, 1 = little endian (MSB at low bit positions)
Selects STEM notCS0 for 78Q8430 chip select signal
source.
Selects STEM notCS1 for 78Q8430 chip select signal
source (default).
Connects 78Q8430 interrupt output to STEM notINTR0
signal.
Connects 78Q8430 interrupt output to STEM notINTR1
signal (default).
Connects 78Q8430 PMEB output to STEM notINTR1
signal.
8 Rev. 1.0
Loading...
+ 16 hidden pages
You need points to download manuals.
1 point = 1 manual.
You can buy points or you can get point for every manual you upload.