Terasic VEEK-MT-C5SOC User Manual

1

1

CONTENTS

CONTENTSCONTENTS

CONTENTS

CHAPTER 1

CHAPTER 1CHAPTER 1

CHAPTER 1

INTRODUCTION OF THE

INTRODUCTION OF THE INTRODUCTION OF THE

INTRODUCTION OF THE VEEK

VEEKVEEK

VEEK----MT

MTMT

MT----C5SOC

C5SOCC5SOC

C5SOC

................................

................................................................

................................................................

................................................................

.................................... 1111

1.1

Cyclone V SX SoC Development Board ............................................................................................. 2

1.2

Setup License for Terasic Multi-touch IP ............................................................................................ 6

1.3

Getting Help ........................................................................................................................................ 7

CHAPTER 2

CHAPTER 2CHAPTER 2

CHAPTER 2

ARCHITECTURE

ARCHITECTUREARCHITECTURE

ARCHITECTURE

................................

................................................................

................................................................

................................................................

................................................................

................................................................

............................................

........................

............ 8888

2.1 Layout and Components ............................................................................................................................. 8

2.2 Block Diagram of the VEEK-MT-C5SOC ................................................................................................. 9

CHAPTER 3

CHAPTER 3CHAPTER 3

CHAPTER 3

USING VEEK

USING VEEKUSING VEEK

USING VEEK----MT

MTMT

MT----C5SOC

C5SOCC5SOC

C5SOC

................................

................................................................

................................................................

................................................................

............................................................

........................................................

............................ 10

1010

10

3.1 Using the Cyclone® V SX SoC FPGA .................................................................................................... 10

3.2 Using the 7” LCD Capacitive Touch Screen ............................................................................................ 10

3.3 Using 5-megapixel Digital Image Sensor ................................................................................................. 12

3.4 Using the Digital Accelerometer .............................................................................................................. 13

3.5 Using the Ambient Light Sensor .............................................................................................................. 14

3.6 Using Terasic Multi-touch IP.................................................................................................................... 14

CHAPTER 4

CHAPTER 4CHAPTER 4

CHAPTER 4

VEEK

VEEKVEEK

VEEK----MT

MTMT

MT----C5SOC DEMONSTRATION

C5SOC DEMONSTRATIONC5SOC DEMONSTRATION

C5SOC DEMONSTRATIONSSSS

................................

................................................................

................................................................

................................................................

......................................

............

...... 17

1717

17

4.1 System Requirements ............................................................................................................................... 17

4.2 Painter Demonstration .............................................................................................................................. 17

4.3 Camera Application .................................................................................................................................. 21

4.4 Digital Accelerometer Demonstration ...................................................................................................... 25

CHAPTER 5

CHAPTER 5CHAPTER 5

CHAPTER 5

APPENDIX

APPENDIXAPPENDIX

APPENDIX

................................

................................................................

................................................................

................................................................

................................................................

................................................................

...................................................

......................................

................... 28

2828

28

5.1 Revision History ....................................................................................................................................... 28

5.2 Copyright Statement ................................................................................................................................. 28

1

Chapter 1

Chapter 1Chapter 1

Chapter 1

Introduction

IntroductionIntroduction

Introduction of the

of the of the

of the VEEK

VEEKVEEK

VEEK----MT

MTMT

MT----C5SOC

C5SOCC5SOC

C5SOC

The Video and Embedded Evaluation Kit - Multi-touch on Cyclone® V SOC Development Board
(VEEK-MT-C5SOC) is a comprehensive design environment with everything embedded developers
need to create processing-based systems. VEEK-MT-C5SOC delivers an integrated platform that
includes hardware, design tools, intellectual property (IP) and reference designs for developing
embedded software and hardware platform in a wide range of applications. The fully integrated kit
allows developers to rapidly customize their processor and IP to best suit their specific application.
The VEEK-MT-C5SOC features the Altera Cyclone® V SoC development board targeting the
Altera Cyclone® V SX SoC FPGA, as well as a capacitive LCD multimedia color touch panel
which natively supports multi-touch gestures. A 5-megapixel digital image sensor, ambient light
sensor, and 3-axis accelerometer make up the rich feature-set.

The all-in-one embedded solution offered on the VEEK-MT-C5SOC, in combination of the LCD
touch panel and digital image module, provides embedded developers the ideal platform for
multimedia applications with unparallel processing performance. Developers can benefit from the
use of FPGA-based embedded processing system such as mitigating design risk and obsolescence,
design reuse, reducing bill of material (BOM) costs by integrating powerful graphics engines within
the FPGA, and lower cost.

Figure 1-1 shows a photograph of VEEK-MT-C5SOC.

2

Figure 1-1 The VEEK-MT-C5SOC board overview

The key features of the board are listed below:

11..1

1

CCyycclloonnee VV SSXX SSooCC DDeevveellooppmmeenntt

BBooaarrd

d

•••• Cyclone V SX SoC—5CSXFC6D6F31C6N

o 110K LEs, 41509 ALMs
o 5140 M10K memory blocks
o 224 18x18 Multiplier
o 6 FPGA PLLs and 3 HPS PLLs.

•••• Configuration Sources

o Active Serial (AS) x1 or x4 configuration (EPCQ256SI16N)
o MAX® V CPLD (5M2210ZF256I5N) in a 256-pin FBGA package as the System

Controller

o Flash fast passive parallel (FPP) configuration
o MAX II CPLD (EPM570GM100) as part of the embedded USB-BlasterTM II for

use with the Quartus® II Programmer

•••• Memory Devices
o One 1,024-Mbyte (MB) HPS DDR3 SDRAM with error correction code (ECC)

support

o One 1,024-MB FPGA DDR3 SDRAM
o One 256-Megabit (Mb) quad serial peripheral interface (QSPI) flash
o One 512-Mb CFI flash
o One 32-Kb I2

3

o C serial electrically erasable PROM (EEPROM)
o One Micro SD flash memory card

•••• Switches and Indicators

o LEDs and displays
o Eight user LEDs
o One configuration load LED
o One configuration done LED
o One error LED
o Three configuration select LEDs
o Four on-board USB-Blaster II status LEDs
o One HSMC interface LED
o Two UART data transmit and receive LEDs
o One power on LED
o One two-line character LCD display
o Push buttons
o One CPU reset push button
o One MAX V reset push button
o One program select push button
o One program configuration push button
o Six general user push buttons
o DIP switches
o One MAX V CPLD System Controller control switch
o One JTAG chain control DIP switch
o One mode select DIP switch
o One general user DIP switch

•••• On-board Clocking Circuitry

o Si570, Si571, and Si5338 programmable oscillators
o 25-MHz, 50-MHz,100-MHz, 125-MHz, 148.50-MHz, and 156.25-MHz

•••• Oscillators

o SMA input (LVCMOS)

•••• Communication Ports

o One PCI Express x4 Gen1 socket
o One universal HSMC port
o One USB 2.0 on-the-go (OTG) port
o One Gigabit Ethernet port
o Dual 10/100 Ethernet ports
o One SDI port (option for SMA connection)
o One controller area network (CAN) port
o One RS-232 UART (through the mini-USB port)
o One real-time clock

4

•••• Power
o 14–20-V (laptop) DC input

•••• Mechanical
o 5.2" × 8.2" rectangular form factor

 Capacitive LCD Touch Screen

•••• Equipped with an 7-inch Amorphous-TFT-LCD (Thin Film Transistor Liquid

Crystal Display) module

•••• Module composed of LED backlight

•••• Support 24-bit parallel RGB interface

•••• Converting the X/Y coordination of touch point to its corresponding digital data via the Touch

controller.

Table 1-1 shows the general physical specifications of the touch screen (Note*).

Table 1-1 General physical specifications of the LCD

Item Specification Unit

LCD size 7-inch (Diagonal) ­Resolution 800 x3(RGB) x 480 dot
Dot pitch 0.1926(H) x0.1790 (V) mm
Active area 154.08 (H) x 85.92 (V) mm
Module size 164.9(H) x 100.0(V) x 5.7(D) mm
Surface treatment Glare ­Color arrangement RGB-stripe ­Interface Digital -

 5-Megapixel Digital Image Sensor

•••• Superior low-light performance

•••• High frame rate

•••• Global reset release, which starts the exposure of all rows simultaneously

•••• Bulb exposure mode, for arbitrary exposure times

•••• Snapshot-mode to take frames on demand

•••• Horizontal and vertical mirror image

•••• Column and row skip modes to reduce image size without reducing field-of-view

•••• Column and row binning modes to improve image quality when resizing

•••• Simple two-wire serial interface

•••• Programmable controls: gain, frame rate, frame size, exposure

5

Table 1-2 shows the key parameters of the CMOS sensor (Note*).

Table 1-2 Key performance parameters of the CMOS sensor

Parameter Value

Active Pixels 2592Hx1944V
Pixel size 2.2umx2.2um
Color filter array RGB Bayer pattern
Shutter type Global reset release(GRR)
Maximum data rate/master clock 96Mp/s at 96MHz

Frame rate

Full resolution Programmable up to 15 fps
VGA mode Programmable up to 70 fps

ADC resolution 12-bit
Responsivity 1.4V/lux-sec(550nm)
Pixel dynamic range 70.1dB
SNRMAX 38.1dB

Supply Voltage

Power 3.3V
I/O 1.7V～～～～3.1V





DDiiggiittaall AAcccceelleerroommeetteerr

o Up to 13-bit resolution at +/- 16g
o SPI (3- and 4-wire) digital interface
o Flexible interrupts modes





AAmmbbiieenntt LLiigghhtt SSeennssoorr

o Approximates human-eye response
o Precise luminance measurement under diverse lighting conditions
o Programmable interrupt function with user-defined upper and lower threshold settings
o 16-bit digital output with I2C fast-mode at 400 kHz
o Programmable analog gain and integration time
o 50/60-Hz lighting ripple rejection

Note: for more detailed information of the LCD touch panel and CMOS sensor module,

please refer to their datasheets respectively.

6

11..2

2

SSeettuupp LLiicceennssee ffoorr TTeerraassiicc MMuullttii--ttoouucchh IIPP

To utilize the multi-touch panel in a Quartus II project, a Terasic Multi-Touch IP is required. After a
license file for Quartus II is installed, there is one more license file needed to implement Terasic’s
Multi-touch IP. Error messages will be displayed if the license file is not added before compiling
projects using Terasic Multi-touch IP. The license file is located at:

VEEK-MT-C5SOC System CD\License\license_multi_touch.dat

There are two ways to install the License. The first one is to add the license file
(license_multi_touch.dat) to the licensed file listed in Quartus II, as shown in Figure 1-2.

Figure 1-2 License Setup

The second way is to add license content to the existing license file. The procedures are listed
below:

Use Notepad or other text editing software to open the file license_multi_touch.dat.

1. The license contains the FEATURE lines required to license the IP Cores as shown in Figure

1-3.

Figure 1-3 Content of license_multi_touch.dat

2. Open your Quartus II license.dat file in a text editor.

3. Copy everything under license_multi_touch.dat and paste it at the end of your Quartus II

license file. (Note: Do not delete any FEATURE lines from the Quartus II license file. Doing
so will result in an unusable license file.) .

4. Save the Quartus II license file.

7

11..3

3

GGeettttiinngg HHeellpp

Here is the contact information should you encounter any problem:

•••• Terasic Technologies

•••• Tel: [phone]

•••• Email: [e-mail]