![](/html/38/389c/389c5f2682ae4efcd89cb76bcf10725ced5d8f5539fa59122dfeb888ea05b397/bg1.png)
Terasic THDB-H2G
THDB-H2G
Terasic HSMC to GPIO Daughter Board
User Manual
Document Version 1.0 AUG. 15, 2007 by Terasic
![](/html/38/389c/389c5f2682ae4efcd89cb76bcf10725ced5d8f5539fa59122dfeb888ea05b397/bg2.png)
Introduction
Page Index
CHAPTER 1 INTRODUCTION...................................................................................................................................1
1-1 FEATURES................................................................................................................................................................1
1-2 GETTING HELP ........................................................................................................................................................1
CHAPTER 2 ARCHITECTURE..................................................................................................................................2
2-1 LAY OUT AND COMPONETS.......................................................................................................................................2
2-2 BLOCK DIAGRAM .....................................................................................................................................................4
CHAPTER 3 BOARD COMPONENTS.....................................................................................................................5
3-1 HSMC EXPANSION CONNECTOR.............................................................................................................................5
3-2 EXPANSION PROTOTYPE CONNECTORS..................................................................................................................8
3-3 I2C SERIAL EEPROM..........................................................................................................................................13
3-4 POWER SUPPLY.....................................................................................................................................................13
CHAPTER 4 DEMONSTRATION............................................................................................................................14
4-1 CONNECTING THDB-H2G BOARD TO CYCLONE III STARTER BOARD ................................................................14
CHAPTER 5 APPENDIX...........................................................................................................................................15
5-1 REVISION HISTORY................................................................................................................................................15
5-2 ALWAYS VISIT THDB-H2G WEBPAGE FOR NEW MAIN BOARD............................................................................15
ii
![](/html/38/389c/389c5f2682ae4efcd89cb76bcf10725ced5d8f5539fa59122dfeb888ea05b397/bg3.png)
Introduction
1
The THDB-H2G board is designed to fan out the High Speed Mezzanine connector (HSMC) I/Os to three
40-pin expansion prototype connectors, which are compatible with Altera DE2/DE1 expansion headers. Users
can connect up to three Altera DE2/DE1 boards (or associated daughter cards) onto a HSMC-interfaced host
board via the THDB-H2G board.
Figure 1.1 shows the photo of the THDB-H2G board. The important functions of the THDB-H2G are listed
below:
Converts HSMC interface I/O to standard 40-pi n expansion connectors.
•
• Allows users to connect Altera DE2/DE1 board
• Provides test points for signal measurement.
Introduction
1-1Features
to a HSMC-interfaced host board.
s
Figure 1.1. The picture of the THDB-H2G
1-2Getting Help
Here are some places to get help if you encounter any problem:
9 Email to support@terasic.com
Taiwan & China: +886-3-550-8800
9
Korea : +82-2-512-7661
9
9 Japan: +81-428-77-7000
1
board
![](/html/38/389c/389c5f2682ae4efcd89cb76bcf10725ced5d8f5539fa59122dfeb888ea05b397/bg4.png)
Architecture
2
This chapter describes the architecture of the THDB-H2G board including block diagram and components.
The picture of the TDRB-H2G is shown in Figure 2.1 and Figure 2.2. It depicts the layout of the board and
indicates the locations of the connectors and key components.
Architecture
1-3Layout and Componets
Figure 2.1 The TDRB-H2G board PCB and component diagram
2
![](/html/38/389c/389c5f2682ae4efcd89cb76bcf10725ced5d8f5539fa59122dfeb888ea05b397/bg5.png)
Architecture
C Connector(J1)
Figure 2.2 The TDRB-H2G board back side – HSMC connector view
The following components are provided on the THDB-H2G board :
• HSMC expansion connector (J1)
• Expansion prototype connectors (JP1,JP2,JP3)
• I2C serial EEPROM (U2)
3
![](/html/38/389c/389c5f2682ae4efcd89cb76bcf10725ced5d8f5539fa59122dfeb888ea05b397/bg6.png)
Architecture
1-4Block Diagram
Figure 2.3 shows the block diagram of the THDB-H2G board.
THDB-H2G
To
HSMC Interface
Host Board
HSMC
Connector
J1
40-Pin Expansion
Prototype Connector 1
36 I/Os
JP1
40-Pin Expansion
Prototype Connector 2
36 I/Os
JP2
40-Pin Expansion
Prototype Connector 3
36 I/Os
JP3
I2C Serial EEPROM
I2C Interface
U2
Figure 2.3. The block diagram of the THDB-H2G board
4