Synchronization of Cascaded Slave Device to
a Master Backplane Signal
■Binary and BCD Inputs Decoded to Code B
(0 to 9, —, E, H, L, P, Blank)
■Pin Compatible and Functionally Equivalent to
ICM7211AM
PIN CONFIGURATIONS
+
V
1
E1
2
G1
3
4
F1
5
BP
6
A2
7
B2
8
C2
9
D2
10
E2
G2
F2
A3
B3
C3
D3
E3
G3
F3
A4
TELCOM SEMICONDUCTOR, INC.
TC7211AM (LCD)
11
12
13
14
15
16
17
18
19
20
40
D1
39
C1
38
B1
37
A1
36
OSCILLATOR
35
GND
CHIP SELECT 2 (CS2
34
33
CHIP SELECT 1 (CS1
32
DIGIT SELECT 2 (DS
31
DIGIT SELECT 1 (DS1
B3
30
B2
29
28
27
26
25
24
23
22
21
B1
B0
F4
G4
E4
D4
C4
B4
DATA
INPUTS
GENERAL DESCRIPTION
The TC7211AM (LCD Decoder/driver) is a CMOS di-
rect drive, 4-digit, 7-segment display decoder and driver.
The TC7211AM drives conventional LCDs. An RC oscillator, divider chain, backplane driver, and 28-segment
outputs are provided on a single CMOS chip. The segment
drivers supply square waves of the same frequency as the
backplane, but in-phase for an OFF segment and out-ofphase for an ON segment. The net DC voltage applied
between driver segment and backplane is near zero maximizing display lifetime.
The four bit binary input is decoded into the seven
segment alphanumeric code known as "Code B". The "Code
B" output format results in a 0 to 9,—, E, H, L, P or blank
display. True BCD or binary inputs will be correctly decoded to the seven segment display format.
ORDERING INFORMATION
DriverInputOutput
Part No.TypePackage CodeConfig.
Data and
TC7211AMIPLLCD40-PinCode BDigit Select
Plastic DIPLatches
TC7211AM-4 11/14/96
6-7
3
4
5
6
7
8
Page 2
TC7211AM
FUNCTIONAL BLOCK DIAGRAM
BUS COMP ATIBLE, 4-DIGIT
CMOS DECODER/DRIVER
TC7211AM
DATA
INPUTS
DIGIT
SELECT
INPUTS
CS1
CS2
1
+
V
GND
27
28
29
30
31
32
33
34
OSCILLATOR
35
B0
B1
B2
B3
DS1
DS2
INPUT
D4
SEGMENT
OUTPUTS
ga
7 WIDE
DRIVER
7 WIDE
LATCH ENABLE
PROGRAMMABLE
4-TO-7 DECODER
4-BIT
LATCH
ENABLE
2-BIT
LATCH
ENABLEENABLE
ONE SHOT
36
2-TO-4
DECODER
ENABLE
DETECTOR
D3
SEGMENT
OUTPUTS
7 WIDE
DRIVER
7 WIDE
LATCH ENABLE
PROGRAMMABLE
4-TO-7 DECODER
OSCILLATOR
(16 kHz
FREE-
RUNNING)
D2
SEGMENT
OUTPUTS
7 WIDE
DRIVER
7 WIDE
LATCH ENABLE
PROGRAMMABLE
4-TO-7 DECODER
BACK
÷
128
PLANE
DRIVER
ENABLE
D1
SEGMENT
OUTPUTS
7 WIDE
DRIVER
7 WIDE
LATCH ENABLE
PROGRAMMABLE
4-TO-7 DECODER
–
BACKPLANE
(INPUT/OUTPUT)
6-8
TELCOM SEMICONDUCTOR, INC.
Page 3
BUS COMP ATIBLE, 4-DIGIT
CMOS DECODER/DRIVER
1
TC7211AM
ABSOLUTE MAXIMUM RATINGS*
Supply Voltage ........................................................ +6.5V
Logic “1” High Input Voltage3——V
Logic “0” Low Input Voltage——1V
Input Leakage CurrentPins 27–34—±0.01±1µA
Input CapacitancePins 27–34—5—pF
BP Input CurrentMeasured at Pin 5 With—±0.01±1µA
LeakagePin 36 at GND
BP Input CapacitanceAll Devices—200—pF
Chip Select Active Pulse Width(Note 1)200——nsec
Data Setup Time100——nsec
Data Hold Time100—nsec
Inter-Chip Select Time2——µsec
*Stresses above those listed under "Absolute Maximum Ratings" may
cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions above
those indicated in the operational sections of the specifications is not
implied. Exposure to absolute maximum rating conditions for extended
periods may affect device reliability.
NOTES: 1. This limit refers to that of the package and will not be realized
during normal operation.
2. Due to the SCR structure inherent in the CMOS process,
connecting any terminal to voltages greater than V+ or less
than GND may cause destructive latch-up. For this reason, it
is recommended that inputs from external sources not operating on the same power supply not be applied to the device
before its supply is established, and, in multiple supply
systems, the supply to the TC7211AM be turned on first.
= 25°C
A
2
3
4
5
6
TELCOM SEMICONDUCTOR, INC.
7
8
6-9
Page 4
,
TC7211AM
TIMING DIAGRAMS
CS1
(CS2)
CS2
(CS1)
DATA AND
DIGIT
SELECT
CODE
OSCILLATOR
FREQUENCY
BACKPLANE
INPUT/OUTPUT
OFF SEGMENTS
t
CSA
t
DS
DON’T CARE
Figure 1: BUS Interface Timing Diagram
64
CYCLES
t
ICS
t
DH
128 CYCLES
64
CYCLES
BUS COMP ATIBLE, 4-DIGIT
CMOS DECODER/DRIVER
ON SEGMENTS
Figure 2: LCD Display Waveforms
6-10
TELCOM SEMICONDUCTOR, INC.
Page 5
BUS COMP ATIBLE, 4-DIGIT
CMOS DECODER/DRIVER
TC7211AM
INPUT DEFINITIONS
In this table, V+ and GND are considered to be normal operating input logic levels. For lowest power consumption, input
signals should swing over the full supply.
InputPin No.ConditionFunction
B027V+ = Logic “1”
GND = Logic “0”Ones (Least Significant)
B128V+ = Logic “1”
GND = Logic “0”Twos
B229V+ = Logic “1”
GND = Logic “0”Fours
B330V+ = Logic “1”
GND = Logic “0”Eights (Most Significant)
OSC36Floating or withOscillator input. Disables BP output devices, allowing segments to be
external capacitor GNDsynchronized to an external signal input at the BP terminal (pin 5)
The TC7211AM drives 4-digit, 7-segment LCDs. This
device contains 28 individual segment drivers, a backplane
driver, a self-contained oscillator, and a divider chain to
generate the backplane signal.
The 28 CMOS segment drivers and backplane driver
contain ratioed N- and P-channel transistors for identical ON
resistance. The equal resistances eliminate the DC output
driver component resulting from unequal rise and fall times.
This ensures maximum LCD life.
The backplane output driver can be disabled by grounding the OSCILLATOR input (pin 36). The 28 output segment
drivers can therefore be synchronized directly to an input
signal at the backplane (BP) terminal (pin 5). Several slave
devices may be cascaded to the backplane output of a
master device. The backplane signal may also be derived
from an external source. These features permit interfacing to
single backplane LCDs with characters in multiples of four.
Each slave’s backplane input represents a 200pF
capacitive load to the master backplane driver (comparable
to one additional segment). The number of slave devices
drivable by a master device is therefore set by the larger
display backplane capacitive load. The master backplane
output will drive the display backplane of 16 one-half-inch
characters with rise and fall times under 5 µsec. This
represents a system with three slave devices and a fourth
master device driving the backplane.
If more than four devices are slaved together, the
backplane signal should be derived externally and all
TC7211AM devices slaved to it. The external drive signal
must drive a high capacitive load with 1µsec to 2 µsec rise
and fall times. The backplane frequency is normally 125
Hz. At lower display ambient temperatures, the frequency
may be reduced to compensate for display response time.
The on-chip RC oscillator free-runs at approximately
16 kHz. A divide-by 128 circuit provides the 125 Hz backplane
frequency. The oscillator frequency may be reduced by
connecting an external capacitor between the oscillator
terminal and V+. (See typical operating characteristics
curves.)
The free-running oscillator may be overridden (if desired) by an external clock. The backplane driver, however,
must not be disabled during the external clock’s negative or
lOW portion, as this will result in a DC drive component
being applied to the LCD, limiting the LCD’s life. To
prevent backplane driver disabling, the oscillator input
should be driven from the positive supply to no less than
one-fifth the supply voltage above ground. A backplane
disable signal will not be sensed if the driving signal remains
above ground by one-fifth the supply voltage. An alternate
method for externally driving the oscillator permits the
oscillator input to swing the full supply voltage range. The
oscillator input signal duty cycle is skewed so the LOW
6-12
TELCOM SEMICONDUCTOR, INC.
Page 7
BUS COMP ATIBLE, 4-DIGIT
CMOS DECODER/DRIVER
1
TC7211AM
portion duration is less than 1 µsec. The backplane disable
sensing circuit will not respond to such a short signal.
D8 D7 D6 D5 D4 D3 D2 D1
8-DIGIT
LCD
BACKPLANE
SLAVE
+
+
5V
V
GND
B3–
OSC
B0
BCD/BINARY
DATA
CHIP
SELECT
DIGIT
SELECT
Figure 3. TC7211AM Driving an 8-Digit LCD Display
4
4
28
SEGMENTS
HIGH ORDER
CS2 DS2
DS1
CS1BP
in Master/Slave Configuration
BACKPLANE
+
5V V
MASTER
+
GND
OSC
BACKPLANE
28
SEGMENTS
HIGH ORDER
CS2
B3–
CS1
B0
4
DS1
DS2
BP
TC7211AM
Input Configuration and Output Codes
The TC7211AM accepts a 4-bit, true binary (positive
level = logic “1”) input at pin 27 (LSB) through pin 30 (MSB).
The binary input is decoded to the 7-segment output known
as Code B. The output display format is 0 to 9, —, E, H, L,
P and blank display (see Table 1). Segment assignments
are shown in Figure 4. The TC7211AM will correctly decode
binary and BCD true codes to a 7-segment output.
The TC7211AM is designed to interface with a data bus
and display data under microprocessor control. Four data
inputs (pins 27–30) and two digit select input bits (pins 31
and 32) are written into input buffer latches. The rising edge
of either chip select causes data to be latched, decoded and
stored in the selected digit output data latch. The 2-bit digit
code selects the appropriate output digit latch. The 4-bit
display data word is decoded to the "Code B" 7-segment
output format.
For applications where bus compatibility is not required,
refer to the TC7211AM (LCD) 4-digit decoder driver data
sheet. This device is designed to accept multiplexed BCD/
binary input data for display under the control of four separate digit select control signals.
The TC7211AM is mask programmed to give the 16
combinations of 7-segment output codes. For large volume
orders (50K pieces minimum), custom decoder options are
available. Contact TelCom Semiconductor for details.
2
3
4
5
6
7
TELCOM SEMICONDUCTOR, INC.
8
6-13
Loading...
+ hidden pages
You need points to download manuals.
1 point = 1 manual.
You can buy points or you can get point for every manual you upload.